A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 6, 2003, Pages 848-854

  Heng, Chun Huat ^a   Song, Bang Sup ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

modulation; Frequency synthesizers; Phase noise; Phase locked loops

Indexed keywords

FREQUENCY SYNTHESIZERS; INTERPOLATION; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; VOLTAGE CONTROL;

PHASE NOISE;

CMOS INTEGRATED CIRCUITS;

EID: 0037704399     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.811872     Document Type: Article

References (14)

1. T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
2. N. Filiol, T. A. D. Riley, C. Plett, and M. A. Copeland, "An agile ISM band frequency synthesizer with built-in GMSK data modulation," IEEE J. Solid-State Circuits, vol. 33, pp. 998-1008, July 1998.
3. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b 3rd-order ΔΣ modulator," IEEE J. Solid-State Circuits, vol. 35, pp. 271-350, Oct. 2000.
4. W. Rhee et al., "An 18-mW2.5-GHz/900-MHz BiCMOS dual frequency Synthesizer with <10-Hz RF carrier resolution," IEEE J. Solid-State Circuits, vol. 37, pp. 515-520, Apr. 2000.
5. S. Willingham et al., "An integrated 2.5 GHz ΣΔ frequency synthesizer with 5-ms settling and 2-Mb/s closed loop modulation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2000, pp. 200-201.
6. M. Perrott, T. Tewksbury, and C. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
7. C. Park, O. Kim, and B. Kim, "A 1.8 GHz self-calibrated phase-locked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol. 36, pp. 777-783, May 2001.
8. K. Lee et al., "A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique," IEEE J. Solid-State Circuits, vol. 36, pp. 800-809, May 2001.
9. L. Sun and T. A. Kwasniewski, "A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, pp. 910-916, June 2001.
10. S. J. Lee, B. Kim, and K. Lee, "A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme," IEEE J. Solid-State Circuits, vol. 32, pp. 289-291, Feb. 1997.
11. A. Rofougaran et al., "A 900-MHz CMOS LC oscillator with quadrature outputs," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1996. pp. 316-317.
12. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta - Sigma Data Converters Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
13. P. Larsson, "High-speed architecture for a programmable frequency divider and a dual-modulus prescaler," IEEE J. Solid-State Circuits, vol. 31, pp. 744-748, May 1996.
14. B. D. Muer and M. Steyaert, "A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, pp. 835-844, July 2002.