-
2
-
-
84973836157
-
The NAS Parallel Benchmarks
-
D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, D. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. The NAS Parallel Benchmarks. The International Journal of Supercomputer Applications, 5(3):63-73, 1991.
-
(1991)
The International Journal of Supercomputer Applications
, vol.5
, Issue.3
, pp. 63-73
-
-
Bailey, D.H.1
Barszcz, E.2
Barton, J.T.3
Browning, D.S.4
Carter, R.L.5
Dagum, D.6
Fatoohi, R.A.7
Frederickson, P.O.8
Lasinski, T.A.9
Schreiber, R.S.10
Simon, H.D.11
Venkatakrishnan, V.12
Weeratunga, S.K.13
-
3
-
-
3242815471
-
Scaling to the End of Silicon with EDGE Architectures
-
and the TRIPS Team
-
D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald, W. Yoder, and the TRIPS Team. Scaling to the End of Silicon with EDGE Architectures. IEEE Computer, 37(7):44-55, 2004.
-
(2004)
IEEE Computer
, vol.37
, Issue.7
, pp. 44-55
-
-
Burger, D.1
Keckler, S.W.2
McKinley, K.S.3
Dahlin, M.4
John, L.K.5
Lin, C.6
Moore, C.R.7
Burrill, J.8
McDonald, R.G.9
Yoder, W.10
-
5
-
-
26444581457
-
A decoupled graph/computation data-driven architecture with variable resolution actors
-
P. Evripidou and J. Gaudiot. A decoupled graph/computation data-driven architecture with variable resolution actors. In Proceedings of ICPP 1990, pages 405-414, 1990.
-
(1990)
Proceedings of ICPP
, pp. 405-414
-
-
Evripidou, P.1
Gaudiot, J.2
-
6
-
-
84962779213
-
MiBench: A free, commercially representative embedded benchmark suite
-
M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC-4), pages 3-14, 2001.
-
(2001)
Proceedings of the 4th IEEE International Workshop on Workload Characterization (WWC-4)
, pp. 3-14
-
-
Guthaus, M.R.1
Ringenberg, J.S.2
Ernst, D.3
Austin, T.M.4
Mudge, T.5
Brown, R.B.6
-
8
-
-
25844503119
-
Introduction to the Cell multiprocessor
-
J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM J. Res. Dev., 49(4/5):589-604, 2005.
-
(2005)
IBM J. Res. Dev
, vol.49
, Issue.4-5
, pp. 589-604
-
-
Kahle, J.A.1
Day, M.N.2
Hofstee, H.P.3
Johns, C.R.4
Maeurer, T.R.5
Shippy, D.6
-
9
-
-
35348855586
-
Carbon: Architectural support for fine-grained parallelism on chip multiprocessors
-
S. Kumar, C. J. Hughes, and A. Nguyen. Carbon: architectural support for fine-grained parallelism on chip multiprocessors. SIGARCH Comput. Archit. News, 35(2): 162-173, 2007.
-
(2007)
SIGARCH Comput. Archit. News
, vol.35
, Issue.2
, pp. 162-173
-
-
Kumar, S.1
Hughes, C.J.2
Nguyen, A.3
-
10
-
-
33746635665
-
DataDriven Multithreading Using Conventional Microprocessors
-
C. Kyriacou, P. Evripidou, and P. Trancoso. DataDriven Multithreading Using Conventional Microprocessors. IEEE Transactions on Parallel and Distributed Systems, 17(10): 1176-1188, 2006.
-
(2006)
IEEE Transactions on Parallel and Distributed Systems
, vol.17
, Issue.10
, pp. 1176-1188
-
-
Kyriacou, C.1
Evripidou, P.2
Trancoso, P.3
-
11
-
-
0346339908
-
Space-time scheduling of instruction-level parallelism on a raw machine
-
W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. P. Amarasinghe. Space-time scheduling of instruction-level parallelism on a raw machine. In Architectural Support for Programming Languages and Operating Systems, pages 46-57, 1998.
-
(1998)
Architectural Support for Programming Languages and Operating Systems
, pp. 46-57
-
-
Lee, W.1
Barua, R.2
Frank, M.3
Srikrishna, D.4
Babb, J.5
Sarkar, V.6
Amarasinghe, S.P.7
-
12
-
-
0036469676
-
Simics: A Full System Simulation Platform
-
P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, 2002.
-
(2002)
IEEE Computer
, vol.35
, Issue.2
, pp. 50-58
-
-
Magnusson, P.S.1
Christensson, M.2
Eskilson, J.3
Forsgren, D.4
Hallberg, G.5
Hogberg, J.6
Larsson, F.7
Moestedt, A.8
Werner, B.9
-
13
-
-
0033688597
-
Smart Memories: A modular reconfigurable architecture
-
K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, and M. Horowitz. Smart Memories: a modular reconfigurable architecture. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA 27), pages 161-171, 2000.
-
(2000)
Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA 27)
, pp. 161-171
-
-
Mai, K.1
Paaske, T.2
Jayasena, N.3
Ho, R.4
Dally, W.J.5
Horowitz, M.6
-
18
-
-
84944392428
-
WaveScalar
-
S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. WaveScalar. In Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO-36), pages 291-302, 2003.
-
(2003)
Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO-36)
, pp. 291-302
-
-
Swanson, S.1
Michelson, K.2
Schwerin, A.3
Oskin, M.4
|