CMOL-based cellular neural networks and parallel processor for future image processing

2008 8th IEEE Conference on Nanotechnology, IEEE-NANO

Volumn , Issue , 2008, Pages 737-740

  Wancheng, Zhang ^a   Nan Jian, Wu ^a  

^a INSTITUTE OF SEMICONDUCTORS   (China)

Author keywords

Cellular neural network; CMOL; Image processing; Molecular electronics

Indexed keywords

DIGITAL ARITHMETIC; DIGITAL CIRCUITS; DIGITAL IMAGE STORAGE; DYNAMICS; IMAGE CLASSIFICATION; IMAGE PROCESSING; IMAGING SYSTEMS; MOLECULAR ELECTRONICS; NANOTECHNOLOGY; NEURAL NETWORKS; VEGETATION;

CMOL; CONFIGURABILITY; FABRICATION TOLERANCES; HIGH SPEEDS; MIXED SIGNALS; PARALLEL IMAGES; PARALLEL PROCESSORS; PEAK PERFORMANCES; PROCESSING CIRCUITS;

CELLULAR NEURAL NETWORKS;

EID: 55349099493     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANO.2008.221     Document Type: Conference Paper

References (10)

1. K. K. Likharev and D. B. Strukov, "CMOL: Devices, Circuits, and Architectures," in Introducing Molecular Electronics, G. Cuniberti et al., Ed. Berlin: Springer, 2005, pp. 447-477.
2. D. B. Strukov and K. K. Likharev, "Prospects for terabit-scale nanoelectronic memories", Nanotechnol., vol. 16, pp. 137-148, 2005.
3. J. H. Lee and K. K. Likharev, "CMOL cross Nets as pattern classifiers", IWANN 2005, vol. 3512, pp. 446-454.
4. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices", Nanotechnol., vol. 16, pp. 888-900, 2005.
5. D. B. Strukov and K. K. Likharev, "Reconfigurable Hybrid CMOS/Nanodevice Circuits for Image Processing," IEEE Trans. Nanotechnol., vol. 6, no. 6, pp. 696-710, 2007.
6. L.O. Chua, L. Yang, "Cellular neural networks: Theory," IEEE Trans. Circuit & System, vol. 35, no. 1, pp. 1273-1290, 1988.
7. A. Rodriguez-Vázquez, G. Liñán-Cembrano, L. Carranza et al., "ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs," IEEE Trans. Circuits and Systems I, vol. 51, no. 5, pp. 851-863, 2004.
8. B. Khailanyl, T. Williams, J. Lin et al., "A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing," ISSCC 2008, no. 15-2, pp. 272-274.
9. M. Nakajima et al., "A 40GOPS 250mW massively parallel processor based on matrix architecture," ISSCC Dig. Tech. Papers, pp. 410, 2006.
10. M. Balsi, "Generalized CNN: Potentials of a CNN with non-uniform weights," Cellular Neural Networks and their Applications (CNNA), pp. 129-134, 1992.