|
Volumn , Issue , 2008, Pages 609-612
|
CMOS Integrated single electron transistor electrometry (CMOS-SET) circuit design for nanosecond quantum-bit read-out
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CIRCUIT DESIGNS;
CMOS SOI TECHNOLOGIES;
CURRENT MODES;
NANO-SECONDS;
OPERATION SPEEDS;
POWER DISSIPATIONS;
RADIO FREQUENCIES;
ROOM TEMPERATURES;
SINGLE ELECTRON TRANSISTORS;
SPICE MODELS;
SUB MICRONS;
VOLTAGE MODES;
CAPACITANCE MEASUREMENT;
DIGITAL CIRCUITS;
ELECTRON TRAPS;
INTEGRATED CIRCUIT MANUFACTURE;
NANOTECHNOLOGY;
NETWORKS (CIRCUITS);
SILICON;
TRANSIENTS;
|
EID: 55349092667
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/NANO.2008.183 Document Type: Conference Paper |
Times cited : (14)
|
References (6)
|