Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems

IEEE Transactions on Computers

Volumn 52, Issue 12, 2003, Pages 1586-1593

  Krishna, C M ^a   Lee, Yann Hang ^b  

^a University of Massachusetts   (United States)

^b Arizona State University   (United States)

Author keywords

Dynamic voltage scaling; Power aware computing; Real time systems

Indexed keywords

ADAPTIVE SCHEDULING; VOLTAGE SCALING;

ALGORITHMS; ELECTRIC POTENTIAL; EMBEDDED SYSTEMS; ENERGY UTILIZATION; INTEGER PROGRAMMING; SCHEDULING; TIMING CIRCUITS;

REAL TIME SYSTEMS;

EID: 0346750539     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2003.1252854     Document Type: Article

References (31)

1. H. Aydin, R. Melhem, D. Mosse, and P.M. Alvarez, "Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics," Proc. Euromicro Conf. Real-Time Systems, 2001.
2. L. Benini and G. De Micheli, "System-Level Power Optimization: Techniques and Tools," ACM Trans. Design Automation for Electronic Systems, vol. 5, pp. 115-192, Apr. 2000.
3. T.D. Burd and R.W. Broderson, "Design Issues for Dynamic Voltage Scaling," Proc. Int'l Symp. Low-Power Electronics and Design, pp. 9-14, 2000.
4. A. Chandrakasan, A. Sheng, and R.W. Broderson, "Lower-Power CMOS Design," IEEE J. Solid-State Circuits, pp. 472-484, 1992.
5. J.-M. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Trans. VLSI Systems, vol. 5, no. 4, pp. 436-443, Dec. 1997.
6. J.K. Dey, J. Kurose, D. Towsley, C.M. Krishna, and M. Girkar, "Efficient Online Processor Scheduling for a Class of IRIS Real-Time Tasks," Proc. ACM SIGMETRICS, 1993.
7. R. Ernst and W. Ye, "Embedded Program Timing Analysis Based on Path Clustering and Architecture Classification," Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 598-604, 1997.
8. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava, "Power Optimization of Variable Voltage Core-Based Systems," Proc. ACM Design Automation Conf., pp. 176-181, 1998.
9. I. Hong, M. Potkonjak, and M.B. Srivastava, "On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processor," Proc. Int'l Conf. Computer Aided Design, pp. 653-656, 1998.
10. I. Hong, G. Qu, M. Potkonjak, and M. Srivastava, '"Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors," Proc. Real-Time Systems Symp., 1998.
11. T. Ishihara and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," Proc. ACM Int'l Symp. Low-Power Electronics and Design, pp. 197-199, 1988.
12. dd Dual-Vth (DVDV) Approach," Proc. 1999 ACM Int'l Symp. Low-Power Electronics and Design, pp. 106-108, 1998.
13. C.M. Krishna and Y.-H. Lee, "Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems," Proc. Real-Time Applications Symp., 2000.
14. S. Lee and T. Sakurai, "Runtime Voltage Hopping for Low-Power Real-Time Systems," Proc. 37th Design Automation Conf., pp. 806-809, June 2000.
15. C.M. Krishna and K.G. Shin, Real-Time Systems. New York: McGraw-Hill 1997.
16. Y.-H. Lee and C.M. Krishna, "Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Embedded Systems," Real-Time Systems, to appear.
17. Y.-R Lin, C.-T. Hwang, and A. Wu, "Scheduling Techniques for Variable Voltage Low Power Designs," ACM Trans. Design Automation of Electronic Systems, vol. 2, no. 2, pp. 81-97, Apr. 1997.
18. J.W.S. Liu, Real-Time Systems. Upper Saddle River, N.J.: Prentice Hall, 2000.
19. C.D. Locke, "Softwre Architecture for Hard Real-time Applications: Cyclic Executives vs. Fixed Priority Executives," J. Real-Time Systems, vol. 4, pp. 37-53, 1992.
20. T. Ma and K.G. Shin, "A User-Customizable Energy-Adaptive Combined Static/Dynamic Scheduler for Mobile Applications," Proc. Real-Time Systems Symp., pp. 227-236, 2000.
21. D. Mosse, H. Aydin, B. Childers, and R. Melhem, "Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications," Proc. Workshop Compiler and OS for Low Power, 2000.
22. C. Park and A.C. Shaw, "Experiments with a Program Timing Tool Based on Source-Level Timing Schema," Computer, vol. 24, no. 5, pp. 48-57, May 1991.
23. T. Okuma, T. Ishihara, and H. Yasuura, "Real-Time Task Scheduling for a Variable-Voltage Processor," Proc. 12th Int'l Symp. System Synthesis, pp. 25-29, Nov. 1999.
24. T. Pering, T. Burd, and R. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," Proc. ACM Int'l Symp. Low-Power Electronics and Design, pp. 76-81, 1998.
25. G. Qu and M. Potkonjak, "Achieving Utility Arbitrarily Close to the Optimal with Limited Energy," Proc. ACM Int'l Symp. Low-Power Electronics and Design, pp. 125-130, 2000.
26. Y. Shin and K. Choi, "Power-Conscious Fixed Priority Scheduling for Hard Real-Time Systems," Proc. Design Automation Conf., pp. 134-139, 1999.
27. A. Sinha, A. Wang, and A. Chandrakasan, "Algorithmic Transforms for Efficient Energy Scalable Computation," Proc. ACM Int'l Symp. Low Power Electronics and Design, pp. 31-36, 2000.
28. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," Proc. USENIX Symp. Operating Systems Design and Implementation, pp. 13-23, 1994.
29. O.S. Unsal, I. Koren, and C.M. Krishna, "Power-Aware Replication of Data Structures in Distributed Embedded Real-Time Systems," Proc. Fifth Int'l Workshop Embedded/Distributed High Performance Computing Systems and Applications, 2000.
30. F. Yao, A. Demers, and S. Shenker, "A Scheduling Model for Reduced CPU Energy," Proc. 36th IEEE Symp. Foundations of Computer Science, pp. 374-382, 1995.
31. Introduction to Thumb. ARM Documentation, Advanced RISC Machines, Ltd., 1995.