Incremental hashing for spin

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5156 LNCS, Issue , 2008, Pages 232-249

  Nguyen, Viet Yen ^a   Ruys, Theo C ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONS; PROBABILITY DENSITY FUNCTION; PROGRAM COMPILERS; SPIN DYNAMICS; TECHNICAL PRESENTATIONS;

APPROXIMATE VERIFICATIONS; C COMPILERS; EXPLICIT STATES; HASH COMPACTIONS; HASH FUNCTIONS; INCREMENTAL; MODEL CHECKERS; PERFORMANCE GAINS; STATE VECTORS;

MODEL CHECKING;

EID: 54249168651     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85114-1_17     Document Type: Conference Paper

References (33)

1. Baase, S., van Gelder, A.: Computer Algorithms, 3rd edn. Addison-Wesley (2000)
2. Cohen, J.D.: Recursive Hashing Functions for N-grarns. Transaction On Information Systems 15(3), 291-320 (1997)
3. Dillinger, P.C., Manolios, P.: Fast and Accurate Bitstate Verification for SPIN, In: Graf, S., Mounier, L. (eds.) SPIN 2004. LNCS, vol. 2989, pp. 57-75. Springer, Heidelberg (2004)
4. Holzmann, G.J.: On Limits and Possibilities of Automated Protocol Analysis. In: Proc. 7th Int. Workshop on Protocol Specification, Testing and Verification (PSTV 1987), pp. 137-161. North-Holland, Amsterdam (1987)
5. Holzmann, G.J.: An Analysis of Bitstate Hashing. Formal Methods in System Design 13, 289-307 (1998)
6. Holzmann, G.J.: The Spin Model Checker - Primer and Reference Manual. Addison-Wesley, Boston (2004)
7. Jenkins, B.: Hash Functions. Dr. Dobbs Journal 22(9) (September 1997)
8. Karp, R.M., Rabin, M.O.: Efficient Randomized Pattern-Matching Algorithms. IBM Journal of Research and Development 31(2), 249-260 (1987)
9. Knuth, D.E.: The Art of Computer Programming, 2nd edn. Sorting and Searching, vol. 3. Addison Wesley Longman Publishing Co., Inc., Redwood City (1998)
10. Kuntz, M., Lampka, K.: Probabilistic Methods in State Space Analysis. In: Baier, C., Haverkort, B.R., Hermanns, H., Katoen, J.-P., Siegle, M. (eds.) Validation of Stochastic Systems. LNCS, vol. 2925, pp. 339-383. Springer, Heidelberg (2004)
11. Mehler, T., Edelkamp, S.: Dynamic Incremental Hashing in Program Model Checking. ENTCS 149(2), 51-69 (2006); Proc. of Third Workshop of Model Checking and Artificial Intelligence (MoChArt 2005)
12. Nguyen, V.Y.: Optimising Techniques for Model Checkers. Master's thesis, University of Twente, Enschede, The Netherlands (December 2007)
13. Pelánek, R.: BEEM: Benchmarks for Explicit Model Checkers. In: Bošnački, D., Edelkamp, S. (eds.) SPIN 2007. LNCS, vol. 4595, pp. 263-267. Springer, Heidelberg (2007)
14. Ruys, T.C., de Brugh, N.H.M.A.: MMC: the Mono Model Checker. ENTCS 190(1), 149-160 (2007); Proc. of Bytecode 2007, Braga, Portugal
15. Wolper, P., Leroy, D.: Reliable Hashing without Collosion Detection. In: Courcoubetis, C. (ed.) CAV 1993. LNCS, vol. 697, pp. 59-70. Springer, Heidelberg (1993)
16. BEEM: BEnchmarks for Explicit Model checkers, http://anna.fi.muni.cz/ models/
17. CHASH - Incremental Hashing for SPIN, http://www-i2.cs.rwth-aachen.de/ ~nguyen/incrementalHashing
18. Fowier/Noll/Vo (FNV) Hash, http://isthe.com/chongo/tech/comp/fnv/
19. Hsieh, P.: Hash functions, http://www.azillionmonkeys.com/qed/hash.html
20. Jenkins, B.: A Hash Function for Hash Table Lookup, http://burtleburtle. net/bob/hash/doobs.html
21. SPIN: on-the-fly. LTL model checking, http://spinroot.com/
22. Wang, T.: Integer Hash Function (2007), http://www.cris.com/~Ttwang/tech/ inthash.htm 250-EEI
23. Holzmann, G.J.: The SPIN Model Checker. Addison Wesley, Reading (2004)
24. Holzmann, G.J.: The model checker SPIN. Software Engineering 23(5), 279-295 (1997)
25. SMV, http://www-cad.eecs.berkeley.edu/~kenmcmil/
26. Raghunathan, A., Jha, N.K., Dey, S.: High-Level Power Analysis And Optimization. Kluwer Academic Publishers, Dordrecht (1998)
27. Singh, G., Shukla, S.K.: Low-Power Hardware Synthesis from TR.S-based Specifications. In: International Conference on Formal Methods and Models for Codesign (MEMOCODE 2006) (2006)
28. Singh, G., Schwartz, J.B., Ahuja, S., Shukla, S.K.: Techniques for Power-aware Hardware Synthesis from Concurrent Action Oriented Specifications. Journal of Low Power Electronics (JOLPE) 3(2), 156-166 (2007)
29. Hoe, J.C.: Arvind: Hardware Synthesis from Term Rewriting Systems. In: Proceeding of VLSI 1999, Lisbon, Portugal (December 1999)
30. Arvind, N.R., Rosenband, D., Dave, N.: High-level synthesis: An Essential Ingredient for Designing Complex ASICs. In: Proceedings of the International Conference on Computer Aided Design (ICCAD 2004), November 2004, pp. 775-782 (2004)
31. Singh, G., Shukla, S.K.: Model Checking Bluespec Specified Hardware Designs, In: Microprocessor Test and Verification (MTV 2007) (2007)
32. Lamport, L.: The temporal logic of actions. ACM Transactions on Programming Languages and Systems 16(3), 872-923 (1994)
33. Singh, G., Shukla, S.K.: Verifying Compiler Based Refinement of Bluespec Specifications using the SPIN Model Checker. Technical report 2008-03, Virginia Tech, FERMAT Lab, Blacksburg, VA (April 2008), http://fermat.ece.vt.edu/ Publications/pubs/techrep/techrep0803.pdf