Systolic FFT processors: A personal perspective

Journal of Signal Processing Systems

Volumn 53, Issue 1-2 SPEC. ISS., 2008, Pages 3-14

  Swartzlander Jr , Earl E ^a  

^a The University of Texas at Austin   (United States)

Author keywords

Fast fourier transforms; Frequency domain adaptive digital filters; Systolic FFT; Systolic systems

Indexed keywords

ASIC CHIPS; DATA RATES; FFT PROCESSORS; FLOATING-POINT; FOURIER TRANSFORM PROCESSORS; FREQUENCY DOMAIN ADAPTIVE DIGITAL FILTERS; FUTURE DIRECTIONS; HIGH DATA RATES; IEEE STANDARDS; INTEGRATED CIRCUIT TECHNOLOGIES; LARGE CIRCUITS; LESSONS LEARNED; LOW-POWER; MODULAR TRANSFORM PROCESSORS; PERSONAL PERSPECTIVES; POINT ARITHMETICS; PRECISE; SINGLE CHIPS; SYSTOLIC FFT; SYSTOLIC SYSTEMS; TIME FRAMES; VLSI TECHNOLOGIES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; DIGITAL FILTERS; FOURIER TRANSFORMS; INTEGRATED CIRCUITS; MATHEMATICAL TRANSFORMATIONS; NUMERICAL ANALYSIS; SIGNAL RECEIVERS; TECHNOLOGY TRANSFER;

FAST FOURIER TRANSFORMS;

EID: 54249154178     PISSN: 19398018     EISSN: 19398115     Source Type: Journal    
DOI: 10.1007/s11265-007-0107-0     Document Type: Conference Paper

References (11)

1. E. E. Swartzlander, Jr. and G. Hallnor, "Frequency-Domain Digital Filtering with VLSI," in VLSI and Modern Signal Processing, S. Y. Kung, H. J. Whitehouse and T. Kailath (Eds.), Prentice Hall, Englewood Cliffs, NJ, 1985, pp. 349-359.
2. E. Swartzlander, "Systolic FFT Processors," in Systolic Arrays, W. Moore, A. McCabe and R. Urquhart (Eds.), Adam Hilger, Boston, 1987, pp. 133-140.
3. J. W. Hartwell 1971 A procedure for implementing the fast Fourier transform on small computers IBM Journal of Research and Development 15 355 363
4. S. G. Johnson M. Frigo 2007 A modified split-radix FFT with fewer arithmetic operations IEEE Transactions on Signal Processing 55 111 119
5. J. H. McClellan and R. J. Purdy, "Applications of Digital Signal Processing to Radar," in Applications of Digital Signal Processing, A. V. Oppenheim (Ed.), Prentice Hall, Englewood Cliffs, NJ, 1978, Ch. 5.
6. E. E. Swartzlander Jr. W. K. W. Young S. J. Joseph 1984 A radix 4 delay commutator for fast Fourier transform processor implementation IEEE Journal of Solid-State Circuits SC-19 702 709
7. S. M. Currie, P. R. Schumacher, B. K. Gilbert, E. E. Swartzlander, Jr. and B. A. Randall, "Implementation of a single chip, pipelined, complex, one-dimensional fast Fourier transform in 0.25 μm Bulk CMOS," IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2002, pp. 335-343.
8. G. E. Moore, "Cramming More Components onto Integrated Circuits," Electronics, Vol. 38, No. 8, April 19, 1965.
9. IEEE, IEEE Standard for Binary Floating Point Arithmetic, ANSI/IEEE Standard, Std. 754, 1985.
10. A. M. El-Khashab and E. E. Swartzlander, Jr., "An Architecture for a Radix-4 Modular Pipeline Fast Fourier Transform," IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2003, pp. 378-388.
11. E. E. Swartzlander, Jr., "Three dimensional system on chip technology," 5th IEEE International Workshop on System-on-Chip for Real-Time Applications, 2005, pp. 465-470.