On-chip memory system optimization design for the FT64 scientific stream accelerator

IEEE Micro

Volumn 28, Issue 4, 2008, Pages 51-70

  Wen, Mei ^a   Wu, Nan ^a   Zhang, Chunyuan ^a   Yang, Qianming ^a   Ren, Jun ^a   He, Yi ^a   Wu, Wei ^a   Chai, Jun ^a   Guan, Maolin ^a   Xun, Changqing ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Computer architecture; Graphics; Hardware; Memory management; Program processors; Random access memory; Streaming media

Indexed keywords

APPLICATIONS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; RIVERS; STRUCTURAL OPTIMIZATION;

COMPUTER ARCHITECTURE; GRAPHICS; HARDWARE; MEMORY MANAGEMENT; PROGRAM PROCESSORS; RANDOM ACCESS MEMORY; STREAMING MEDIA;

CACHE MEMORY;

EID: 53749089693     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2008.56     Document Type: Article

References (18)

1. J.H. Ahn et al., "Evaluating the Imagine Stream Architecture," Proc. 31st Int'l Symp. Computer Architecture (ISCA 04), IEEE CS Press, 2004, pp. 14-25.
2. http://www.streamprocessors.com/streamprocessors/Home/Products/ Storm-1Family.html 2007.
3. W.J. Dally et al., "Merrimac: Supercomputing with Streams," Proc. ACM/IEEE Supercomputing Conf. (SC 03), IEEE Press, 2003, pp. 35-35.
4. X. Yang et al., "A 64-Bit Stream Processor for Scientific Applications," ACM SigArch Computer Architecture News, 2007, vol. 35, no. 2, May 2007, pp. 210-219.
5. S. Williams et al., "The Potential of the Cell Processor for Scientific Computing," Proc. 3rd Conf. Computing Frontiers, ACM Press, 2006, pp. 9-20.
6. K. Kitagawa et al., "A Hardware Overview of SX-6 and SX-7 Supercomputer," NEC Research and Development J., vol. 44, no. 1, Jan. 2003, pp. 2-7.
7. J.W. Sheaffer, D.P. Luebke, and K. Skadron, "A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors," Proc. 22nd Siggraph/Eurographics Symp. Graphics Hardware (GH 07), ACM Press, 2007, pp. 55-64.
8. J.D. Owens et al., "A Bandwidth-Efficient Architecture for Media Processing," Proc. 31st Ann. ACM/IEEE Int'l Symp. Micro-architecture (Micro 98), IEEE CS Press, 1998, pp. 3-13.
9. M. Erez et al., "Executing Irregular Scientific Applications on Stream Architectures," Proc. 21st Ann. Int'l Conf. Supercomputing (ICS 07), ACM Press, 2007, pp. 93-104.
10. K. So and V. Zecca, "Cache Performance of Vector Processors," Proc. 15th Ann. Int'l Symp. Computer Architecture (ISCA 88), IEEE Press, 1988, pp. 261-268.
11. J. Wawrzynek et al., "Spert II: A Vector Microprocessor System," Computer, vol. 29, no. 3, Mar. 1996, pp. 79-86.
12. C. Kozyrakis, Scalable Vector Media-Processors for Embedded Systems PhD thesis, Computer Science Dept., Univ. of California, Berkeley, 2002.
13. U.J. Kapasi et al., "Stream Scheduling," Proc. 3rd Workshop Media and Streaming Processors (MSP 01), 2001, pp. 101-106; http:// cva.stanford.edu/publications/2002/stream_scheduling_TR122.pdf.
14. A. Das and W.J. Dally, "Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy," Proc. 16th Int'l Conf. Parallel Architecture and Compilation Techniques (PACT 07), IEEE CS Press, 2007, p. 405.
15. J. Leverich et al., "Comparing Memory Systems for Chip Multiprocessors," Proc. 34th Int'l Symp. Computer Architecture (ISCA 07), ACM Press, 2007, pp. 358-368.
16. P.R. Mattson, A Programming System for the Imagine Media Processor PhD thesis, Computer Science Dept., Stanford Univ., 2002.
17. M. Wen et al., "Analysis and Performance Results of a Fluid Dynamics Application on MASA Stream Processor," Proc. Intl Conf. Information Systems OCIS 06), IEEE Press, 2006, pp. 350-354.
18. Z. Tian, Numerical Simulations of Multiplex Unsteady Flow in Hypersonic Free Stream, master's thesis, Dept. of Aerospace and Material Engineering, Nat'l Univ. of Defense Technology, China, 2003.