Temperature coefficient of poly-silicon TFT and its application on voltage reference circuit with temperature compensation in LTPS process

IEEE Transactions on Electron Devices

Volumn 55, Issue 10, 2008, Pages 2583-2589

  Lu, Ting Chou ^a   Zan, Hsiao Wen ^a   Ker, Ming Dou ^a,b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b I SHOU UNIVERSITY   (Taiwan)

Author keywords

System on glass; System on panel; Temperature coefficient (TC); Thin film transistor (TFT); Voltage reference circuit

Indexed keywords

ACTIVATION ENERGY; GLASS; INTEGRATED CIRCUIT MANUFACTURE; LIGHT SOURCES; LIQUID CRYSTAL DISPLAYS; LIQUID CRYSTALS; MATRIX ALGEBRA; NETWORKS (CIRCUITS); POLYSILICON; PROCESS ENGINEERING; SEMICONDUCTING SILICON COMPOUNDS; SILICON; TEMPERATURE DISTRIBUTION; THIN FILM TRANSISTORS; VOLTAGE MEASUREMENT;

SYSTEM ON GLASS; SYSTEM ON PANEL; TEMPERATURE COEFFICIENT (TC); THIN-FILM TRANSISTOR (TFT); VOLTAGE REFERENCE CIRCUIT;

ANALOG CIRCUITS;

EID: 53649104940     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2008.2003087     Document Type: Article

References (13)

1. H. G. Yang, S. Huxman, C. Reita, and P. Migliorato, "Design, measurement and analysis of CMOS polysilicon TFT operational amplifiers," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 727-732, Jun. 1994.
2. T. Matsuo and T. Muramatsu, "CG silicon technology and development of system on panel," in Proc. SID Tech. Dig., 2004, pp. 856-859.
3. Y. Nakajima, Y. Kida, M. Murase, Y. Toyoshima, and Y. Maki, "Latest development of 'System-on-Glass' display with low temperature poly-Si TFT," in Proc. SID, Dig. Tech. Papers, 2004, vol. 21, pp. 864-886.
4. Y. Nakajima, "Ultra-low-power LTPS TFT-LCD technology using a multi-bit pixel memory circuit," in Proc. SID Tech. Dig., 2006, pp. 1185-1188.
5. M. Jacunski, M. Shur, A. Owusu, T. Ytterdal, M. Hack, and B. Iniguez, "A short-channel DC spice model for polysilicon thin-film transistors including temperature effects," IEEE Trans. Electron Devices, vol. 46, no. 6, pp. 1146-1158, Jun. 1999.
6. A. Hatzopoulos, D. Tassis, N. Hastas, C. Dimitriadis, and G. Kamarinos, "On-state drain current modeling of large-grain poly-Si TFTs based on carrier transport through latitudinal and longitudinal grain boundaries," IEEE Trans. Electron Devices, vol. 52, no. 8, pp. 1727-1733, Aug. 2005.
7. K.-N. Leung and K.-T. Mok, "A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526-530, Apr. 2002.
8. K.-N. Leung, K.-T. Mok, and C.-Y Leung, "A 2-V 23-μA 5.3-ppm/°C curvature-compensated CMOS bandgap voltage reference," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 561-564, Mar. 2003.
9. G. Vita and G. Iannaccone, "A sub-1-V, 10-ppm/°C, nanopower voltage reference generator," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1536-1542, Jul. 2007.
10. M.-D. Ker and J.-S. Chen, "New curvature-compensation technique for CMOS bandgap reference with sub-1-V operation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 667-671, Aug. 2006.
11. G. Rinconmora, Voltage Reference From Diodes to Precision High-Order Bandgap Circuits. Hoboken, NJ: Wiley, 2002, pp. 23-28.
12. K. Mourgues, A. Rahal, T. Mohammed-Brahim, M. Sarret, J. P. Kleider, C. Longeaud, A. Bachrouri, and A. Romano-Rodriguez, "Density of states in the channel material of low temperature polycrystalline silicon thin film transistors," J. Non-Cryst. Solids, vol. 266-269, pp. 1279-1283, May 2000.
13. Y. Kuo, Thin Film Transistors: Materials and Processes, vol. 2. Norwell, MA: Kluwer, 2004, pp. 35-38.