Extension of the nearest-three virtual-space-vector PWM to the four-level diode-clamped dc-ac converter

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2007, Pages 1892-1898

  Busquets Monge, S ^a   Bordonau, J ^a   Rocabert, J ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

HVDC POWER TRANSMISSION; MODULATION; PULSE WIDTH MODULATION; VECTORS;

AC CONVERTER; DIODE-CLAMPED; SPACE-VECTOR PWM; THREE-LEVEL;

POWER ELECTRONICS;

EID: 47049112666     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2007.4342291     Document Type: Conference Paper

References (11)

1. J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: a survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, pp. 724-738, Aug. 2002.
2. L. Demas, T.A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT," in Proc. IEEE Industrial Electronics Soc . Conf., vol. 1, 2002, pp. 828-833.
3. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Applicat., vol. IA-17, pp. 518-523, Sept./Oct. 1981.
4. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, pp. 242-249, Mar. 2000.
5. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., vol. 2, pp. 11-15, Mar. 2004.
6. S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristain, and J. Rocabert, "Closed-loop control design for a three-level three-phase neutral-point-clamped inverter using the optimized nearest-three virtual-space-vector modulation," in Proc. IEEE Power Electronics Specialists Conf., 2006.
7. M. Marchesoni, M. Mazzucchelli, F. V. P. Robinson, and P. Tenca, "A minimum-energy-based capacitor voltage balancing control strategy for MPC conversion systems," in Proc. IEEE International Symposium on Industrial Electronics, 1999, pp. 20-25.
8. G. Sinha and T. A. Lipo, "A four-level inverter based drive with a passive front end," IEEE Trans. Power Electron., vol. 15, pp. 285-294, Mar. 2000.
9. M. Marchesoni, M. Mazzucchelli, and P. Tenca, "An optimal controller for voltage balance and power losses reduction in MPC AC/DC/AC converters," in Proc. IEEE Power Electronics Specialists Conf., 2000, pp. 662-667.
10. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. European Conference on Power Electronics and Applications, 2001.
11. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in fourlevel diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, pp. 190-196, Feb. 2005.