High speed ultra low voltage CMOS inverter

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 122-127

  Berg, Yngvar ^a   Mirmotahari, Omid ^a   Lomsdalen, Johannes Goplen ^a   Aunet, Snorre ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS FILTERS; LOGIC DEVICES; TECHNOLOGY;

CMOS INVERTERS; CMOS PROCESSING; FLOATING GATES; HIGH SPEEDS; HIGH-SPEED SYSTEMS; LOGIC STYLE; LOW SUPPLY VOLTAGES; SIMULATED DATA; TIMING DETAILS; ULTRA-LOW-VOLTAGE; VLSI TECHNOLOGIES;

SPEED;

EID: 51849140919     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.23     Document Type: Conference Paper

References (11)

1. Y. Berg, S. Aunet, O. Mirmotahari, and M. Høvin. Novel recharge semi-floating-gate cmos logic for multiple-valued systems. In IEEE International Symposium on Circuits and Systems (ISCAS), May 2003.
2. Y. Berg, T. S. Lande, and Ø. Næss. Programming floating-gate circuits with uv-activated conductances. IEEE Transactions on Circuits and Systems -II: Analog and Digital Signal Processing, 48(1):12-19, 2001.
3. Y. Berg, O. Mirmotahari, P. A. Norseng, and S. Aunet. Ultra low voltage cmos gates. In Proc. IEEE International Conference on Electronics, Circuits and Systems (ICECS), September 2006.
4. Y. Berg, D. T. Wisland, and T. S. Lande. Ultra low-voltage/low-power digital floating-gate circuits. IEEE Transactions on Circuits and Systems, 46(7):930-936, July 1999.
5. A. Chandrakasan, S. Sheng, and R. Brodersen. Low-power cmos digital design'. IEEE Journal of Solid-State Circuits, 27(4):473-484, April 1992.
6. K. Kotami, T. Shibata, M. Mai, and T. Ohmi. Clocked-neuron-mos logic circuits employing auto-threshold-adjustment. In IEEE International Solid-State Circuits Conference (ISSCC), pages 320-321, 1995.
7. R. Lashevsky, K. Takaara, and M. Souma. Neuron mosfet as a way to design a threshold gates with the threshold and input weights alterable in real time. IEEE TT13.11-1.4, pages 263-266, 1998.
8. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada. 1-v power supply high-speed digital circuit technology with multithreshold- voltage cmos. IEEE Journal of Solid-State Circuits, 30(8):847-854, August 1995.
9. T. Shibata and T. Ohmi. A functional mos transistor featuring gate-level weighted sum and threshold operations. In IEEE Transactions on Electron Devices, 39, 1992.
10. K. Utsami and M. Horowitz. Clustered voltage scaling technique for low-power design. International Symposium on Low Power Electronics and Design (ISLPED), pages 3-8, 1995.
11. N. Verma, J. Kwong, and A. Chandrakasan. Nanometer mosfet variation in minimum energy subthreshold circuits. IEEE Transactions on Electron Devices, 55(1):163-174, January 2008.