Ultra low voltage CMOS gates

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 818-821

  Berg, Yngvar ^a   Mirmotahari, Omid ^a   Norseng, Per Andreas ^a   Aunet, Snorre ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS GATES; INTERNATIONAL CONFERENCES; SUPPLY VOLTAGES; ULTRA-LOW VOLTAGE;

LOGIC GATES;

EID: 47349086154     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379914     Document Type: Conference Paper

References (9)

1. Chandrakasan A.P. Sheng S. Brodersen R.W.: "Low-power CMOS digital design" , IEEE Journal of Solid-State Circuits, Volume 27, Issue 4, April 1992 Page(s):473 - 484
2. K. Usami and M. Horowitz: "Clustered voltage scaling technique for low-power design", International Symposium on Low Power Electronics and Design (ISLPED), 1995, Pages: 3 - 8
3. Mutoh S., Douseki T., Matsuya Y., Aoki T., Shigematsu S., Yamada J.: "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS" IEEE Journal of Solid-State Circuits, Volume 30, Issue 8, Aug. 1995 Page(s):847 - 854
4. Y Berg, D. T. Wisland and T. S. Lande: "Ultra Low-Voltage/Low-Power Digital Floating-Gate Circuits", IEEE Transactions on Circuits and Systems, vol. 46, No. 7, pp. 930-936,july 1999.
5. K. Kotani, T. Shibata, M. Imai and T. Ohmi. "Clocked-Neuron-MOS Logic Circuits Employing Auto-Threshold-Adjustment", In IEEE International Solid-State Circuits Conference (ISSCC), pp. 320-321,388, 1995.
6. R. Lashevsky, K. Takaara and M. Souma "Neuron MOSFET as a Way to Design a Threshold Gates with the Threshold and Input Weights Alterable in Real Time", IEEE TT13.11-1.4, 1998, pp. 263-266.
7. T. Shibata and T. Ohmi. " A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations", In IEEE Transactions on Electron Devices, vol 39, 1992.
8. Y Berg, Tor S. Lande and Ø. Nasss. "Programming Floating-Gate Circuits with UV-Activated Conductances", IEEE Transactions on Circuits and Systems -11: Analog and Digital Signal Processing, vol 48, no. 1,pp 12-19, 2001.
9. Y. Berg, S. Aunet, O. Mirmotahari and M. Høvin. "Novel Recharge Semi-Floating-Gate CMOS Logic for Multiple-Valued Systems", In IEEE International Symposium on Circuits and Systems (ISCAS), Bangkok, may 2003.