A localized power control mixing hopping and super cut-off techniques within a GALS NoC

Proceedings - 2008 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT

Volumn , Issue , 2008, Pages 37-42

  Beigne E ^a   Clermidy, F ^a   Miermont, S ^a   Thonnart, Y ^a   Valentian, A ^a   Vivet, P ^a  

^a CEA LETI   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BEAMFORMING; CHLORINE COMPOUNDS; ELECTRIC NETWORK TOPOLOGY; ELECTRONICS INDUSTRY; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; MIXING; NETWORK ARCHITECTURE; NETWORKS (CIRCUITS); POWER CONTROL; TECHNOLOGY;

CLOCK GENERATORS; COMPLEX EMBEDDED APPLICATIONS; CONTROL SOFTWARE; CUT-OFF; DYNAMIC VOLTAGE AND FREQUENCY SCALING; FREQUENCY SCALING; GLOBALLY ASYNCHRONOUS-LOCALLY SYNCHRONOUS; INTEGRATED CIRCUIT DESIGN; INTERNATIONAL CONFERENCES; LEAKAGE POWER; LOW-POWER ARCHITECTURE; NETWORK ON CHIPS; OPTIMISATION; POWER CONTROLLED;

CONCURRENCY CONTROL;

EID: 51849092978     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICDT.2008.4567241     Document Type: Conference Paper

References (11)

1. Mark Weiser, Brent Welch, Alan J. Demers, and Scott Shenker. .,Scheduling for reduced CPU energy". In Operating Systems Design and Implementation, pp. 1323, April 1994.
2. P. Royannez, et al., "90nm Low Leakage SoC Design Techniques for Wireless Applications", International Solid State Circuit Conference, ISSCC'2005, San Francisco, USA, pp. 138-139, Feb 2005.
3. Krstic, M.; Grass, E.; Gurkaynak, F.K.; Vivet, P., "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook", IEEE Design & Test of Computers, Volume 24, Issue 5, Sept.-Oct. 2007, pp. 430 -441.
4. N. S. Kim, T. Austin, D. Blauuw, T. Mudge, K. Flautner, J. Hu, M. J. Irwin, M. Kandemir, V. Narayanan, "Leakage current: Moore's law meets static power," IEEE Comp. v.36, December 2003
5. H. Kawaguchi, K. Nose, T. Sakurai., "A Super Cut-Off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-by Current," IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1498-1501, Oct. 2000
6. Robert Mullins and Simon Moore, "Demystifying DataDriven and Pausible Clocking Schemes", Proceedings of IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC'07, Berkeley, USA, March 2007.
7. Sylvain Miermont, Pascal Vivet and Marc Renaudin, "A Power Supply Selector for Energy- and Area-Efficient Local Dynamic Voltage Scaling", PATMOS'2007, 3-5 September, Göteborg, Sweden, 2007.
8. Alexandre Valentian, E. Beigné "Gate Bias Circuit for an SCCMOS Power Switch achieving maximum leakage reduction", ESSCIRC 2007, 11-13 September, Munich, Germany
9. E. Beigné et al. "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", NOCS'2008, New-Castle, April 2008.
10. Y. Thonnart et al. "Automatic Power Regulation based on an asynchronous Activity Detection and its Application to ANOC Node leakage reduction", ASYNC'2008, New Castle, April 2008.
11. E. Beigné et al. "An Asynchronous Power Aware and Adaptive NoC based Circuit", Symposium on VLSI circuits, Honolulu, June 2008.