A low noise programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 423-426

  Helal, Belal M ^a   Hsu, Chun Ming ^a   Johnson, Kerwin ^a   Perrott, Michael H ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Correlation; Injection locked oscillators; Jitter; Phase locked loops; Time measurement

Indexed keywords

DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; FREQUENCY MULTIPLYING CIRCUITS; INTEGRATED CIRCUITS; JITTER; NETWORKS (CIRCUITS); PHASE LOCKED LOOPS; RADIO WAVES; TUNING;

CLOCK MULTIPLIERS; CONTINUOUS TUNING; CORRELATION; DETERMINISTIC JITTER; DIGITAL FEEDBACK; DIGITAL TUNING; INJECTION LOCKED OSCILLATORS; INPUT REFERENCE; LOW JITTER CLOCK; LOW-NOISE; PHASE-NOISE; PULSE INJECTION; RADIO FREQUENCY INTEGRATED CIRCUITS; REFERENCE SPUR; TIME MEASUREMENT;

CLOCKS;

EID: 51849092233     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561468     Document Type: Conference Paper

References (9)

1. P. Mayr, C. Weyers and U. Langmann, "A 90GHz 65nm CMOS Injection-Locked Frequency Divider," ISSCC Dig. Tech. Papers, pp. 198-596, Feb. 2007.
2. J. Lee and M. Liu, "A 20Gb/s Burst-Mode CDR circuit using Injection-Locking technique," ISSCC Dig. Tech. Papers, pp. 46-586, Feb. 2007.
3. H. Ahmed, C. DeVries and R. Mason, "A digitally tuned 1.1 GHz subharmonic injection-locked VCO in 0.18um CMOS," in Proc. ESSCIRC, pp. 81- 84, Sep. 2003.
4. S. Kudszus, M. Neumann, T. Berceli, and W. Haydl, "Fully integrated 94-GHz subharmonic injection-locked PLL circuit," IEEE Microw. Guided Wave Lett., vol. 10, no. 2, pp. 70-72, Feb. 2000.
5. S. Ye, L. Jansson, and I. Galton, "A multiple-crystal interface PLL with VCO realignment to reduce phase noise," IEEE J. of Solid-State Circuits, vol. 37, no. 12, pp. 1795-1803, Dec. 2002.
6. B. Helal, M. Straayer, G. Wei, and M. Perrott, "A highly-digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance," IEEE J. Solid-State Circuits, vol. 43, no. 4, Apr. 2008.
7. M. Straayer and M. Perrott, "An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC", in IEEE Symposium on VLSI Circuits Digest of Tech. Papers, Jun 2008.
8. X. Zhang, X. Zhou, B. Aliener, and A.S. Daryoush, "A study of subharmonic injection locking for local oscillators," IEEE Microw. Guided Wave Lett., vol. 2, no. 3, pp. 97-99, Mar. 1992.
9. C. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.