A 256x256 separable transform CMOS imager

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1420-1423

  Robucci, Ryan ^a   Gray, Jordan ^a   Abramson, David ^a   Hasler, Paul E ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT MANUFACTURE; MATHEMATICAL TRANSFORMATIONS; MATRIX ALGEBRA; NETWORKS (CIRCUITS); TECHNICAL PRESENTATIONS;

CIRCUIT DESIGNS; DYNAMIC RANGE; INTERNATIONAL SYMPOSIUM; MATRIX TRANSFORMATIONS;

IMAGE SENSORS;

EID: 51749106565     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541694     Document Type: Conference Paper

References (10)

1. D. X. D. Yang, A. E. Gamal, B. Fowler, and H. Tian, "A 640x512 cmos image sensor with ultrawide dynamic range floating-point pixel-level adc," IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, no. 12, pp. 339-342, Dec. 1999.
2. O. Yadid-Pecht, R. Ginosar, and Y. Shacham-Dimand, "A random access photodiode array for intelligent image capture," in Electrical and Electronics Engineers in Israel, 1991. Proceedings., 17th Convention of, 5-7 March 1991, pp. 301-304.
3. B. Pain, C. Sun, C. Wrigley, and G. Yang, "Dynamically reconfigurable vision with high performance cmos active pixel sensors (aps)," in Sensors, 2002. Proceedings of IEEE, vol. 1, 12-14 June 2002, pp. 21-26vol.1.
4. S. Kemeny, R. Panicacci, B. Pain, L. Matthies, and E. Fossum, "Multiresolution image sensor," Circuits and Systems for Video Technology, IEEE Transactions on, vol. 7, no. 4, pp. 575-583, 1997.
5. A. Andreou and K. Boahen, "A 590,000 transistor 48,000 pixel, contrast sensitive, edge enhancing, cmos imager-silicon retina," in Advanced Research in VLSI, 1995. Proceedings., Sixteenth Conference on, 27-29 March 1995, pp. 225-240.
6. A. Bandyopadhyay, J. Lee, R. Robucci, and P. Hasler, "Matia: a programmable 80 ìw/frame cmos block matrix transform imager architecture," Solid-State Circuits, IEEE Journal of, vol. 41, no. 3, pp. 663-672, March 2006.
7. R. McFadyen and F. Schlereth, "Gain-compensated logarithmic amplifier," in Solid-State Circuits Conference. Digest of Technical Papers. 1965 IEEE International, vol. VIII, Feb 1965, pp. 110-111.
8. A. Basu, R. W. Robucci, and P. E. Hasler, "A low-power, compact, adaptive logarithmic transimpedance amplifier operating over seven decades of current," Circuits and Systems I: Regular Papers, IEEE Transactions on [Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on], vol. 54, no. 10, pp. 2167-2177, 2007.
9. R. Chawla, A. Bandyopadhyay, V. Srinivasan, and P. Hasler, "A 531 nw/mhz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity," in Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004, 3-6 Oct. 2004, pp. 651-654.
10. S. Chakrabartty and G. Cauwenberghs, "Sub-microwatt analog vlsi trainable pattern classifier," IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp. 1169 - 79, 2007/05/.