Fault-tolerant dynamically reconfigurable NoC-based SoC

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 31-36

  Hosseinabady, Mohammad ^a   Nunez Yanez, Jose ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; BOOLEAN FUNCTIONS; BUILDING MATERIALS; CONFORMAL MAPPING; ELECTRIC NETWORK TOPOLOGY; NETWORK ARCHITECTURE; NETWORK ROUTING; PROGRAMMABLE LOGIC CONTROLLERS; ROUTERS; ROUTING ALGORITHMS; STOCHASTIC PROGRAMMING;

APPLICATION-SPECIFIC SYSTEMS; INTERNATIONAL CONFERENCES; TEMPORAL LOCALITY;

COMPUTER NETWORKS;

EID: 51649090661     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580150     Document Type: Conference Paper

References (8)

1. E. L. Horta, J. W. Lockwood, D. E. Taylor, D. Parlour, "Dynamic hardware plugins in an FPGA with partial run-time reconfiguration," in Proceedings of 39th Design Automation Conference (DAC'02), pp. 343-348, 2002.
2. R. Hecht, S. Kubisch, A. Herrholtz, D. Timmermann, "Dynamic reconfiguration with hardwired networks-on-chip on future FPGAs," in Proceedings of International Conference on Field Programmable Logic and Applications (FPL'05), pp. 527-530, 2005.
3. A. Ngouanga, G. Sassatelli, L. Torres, T. Gil, A. B. Suarez, and A. A. Susin, "Run-time resources management on coarse grained, packet-switching reconfigurable architecture: a case study through the APACHES' platform," Reconfigurable Computing: Architectures and Applications, Lecture Notes in Computer Science (LNCS), vol. 3985/2006, Springer Berlin/Heidelberg, pp. 134-145, 2006.
4. th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP'07), pp. 34-40, 2007.
5. G. K. Rauwerda, P. M. Heysters, and G. J. M. Smit, "Toward software defined radios using coarse-grained reconfigurable hardware," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 1, pp.3-13, January 2008.
6. C. L. Chou, and R. Marculescu, "User-aware dynamic task allocation in networks-on-chip," Design, Automation and Test in Europe Conference (DATE'08), March, 2008.
7. J. Duato, S. Yalamanchili, L. Ni, "Interconnection Networks: An Engineering Approach," Morgan Kaufmann Publishers, 2003.
8. M. Coppola1, S. Curaba1, M. D. Grammatikakis, G. Maruccia1, and F. Papariello, "OCCN: a network-on-chip modeling and simulation Framework," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition Designers Forum (DATE'04), pp. 147-152, 2004.