Merging nodes under sequential observability

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 540-545

  Case, Michael L ^a,b   Kravets, Victor N ^c   Mishchenko, Alan ^a   Brayton, Robert K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b IBM   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Merge; Observable; Sequential; Synthesis

Indexed keywords

DESIGN AUTOMATION CONFERENCE; MERGE; OBSERVABLE; SEQUENTIAL; SYNTHESIS;

COMPUTER AIDED DESIGN; COMPUTER NETWORKS; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING;

SEQUENTIAL SWITCHING;

EID: 51549101677     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555875     Document Type: Conference Paper

References (25)

1. J. Baumgartner, "Integrating FV Into Main-Stream Verification: The IBM Experience," Tutorial Given at FMCAD 2006.
2. S. Chatterjee, A. Mishchenko, R.K. Brayton, X. Wang, and T. Kam, "Reducing structural bias in technology mapping," in ICCAD 2005.
3. M.N. Mneimneh and K.A. Sakallah, "Principles of sequential- equivalence verification," in IEEE Design and Test Comp, 2005.
4. A. Kuehlmann and F. Krohm, "Equivalence checking using cuts and heaps," DAC 1997.
5. D. Brand, "Verification of large synthesized designs," in ICCAD 1993.
6. W. Kunz, "HANNIBAL: An efficient tool for logic verificabased on recursive learning," in ICCAD 1993.
7. W. Kunz, D. Stoffel, and P. Menon, "Logic optimization and equivalence checking by implication analysis," in ICCAD 1997.
8. E. Goldberg, M.R. Prasad, and R.K. Brayton, "Using SAT in combinational equivalence checking," in DATE 2001.
9. F. Lu, L.C. Wang, K.T. Cheng, and R.C.Y. Huang, "A circuit SAT solver with signal correlation guided learning," in DATE 2003.
10. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, http://www.eecs.berkeley.edu/ ̃alanmi/abc/
11. C. van Eijk, "Sequential equivalence checking based on structural similarities," IEEE Trans. Computer-Aided Design, July 2000.
12. S. Devadas, A. Ghosh, and K. Keutzer, "Logic Synthesis," McGraw-Hill 1994.
13. Q. Zhu, N. Kitchen, A. Kuehlmann, and A. Sangiovanni-Vincentelli, "SAT sweeping with local observability don't cares," in DAC 2006.
14. S. Plaza, K.H. Chang, I. Markov, and V. Bertacco, "Node Mergers in the Presence of Don't Cares," in ASPDAC 2007.
15. C.E. Leiserson and J.B. Saxe, "Retiming synchronous circuitry," in Algorithmica 1991.
16. P. Bjesse and K. Claessen, "SAT-based Verification without State Space Traversal," in FMCAD 2000.
17. H.K. Ma, S. Devadas, A.R. Newton, and A. Sangiovanni-Vincentelli, "Test generation for sequential circuits," in CAD of Integrated Circuits and Systems 1988.
18. P.H. Ho, T. Shiple, K. Harer, J. Kukula, R. Damiano, V. Bertacco, J. Taylor, and J. Long, "Smart simulation using collaborative formal and simulation engines," in ICCAD 2000.
19. W.A. Burkhard and R.M. Keller, "Some approaches to best-match file searching," in Communications of the ACM 1973.
20. L.A. Steen and J.A. Seebach, "Counterexamples in Topology," Courier Dover Publications 1970, Page 34.
21. M.R. Prasad, A. Biere, and A. Gupta, "A Survey of Recent Advances in SAT-Based Formal Verification," in Software Tools for Technology Transfer 2005.
22. Niklas Een, Niklas Sorensson, MiniSat. http://www.cs.chalmers.se/Cs/ Research/FormalMethods/MiniSat/
23. Sun Microsystems, "Processor Technology Resources - picoJava," http://www.sun.com/software/communitysource/processors/picojava.xml
24. A. Mishchenko, S. Chatterjee, and R.K. Brayton, "DAC-aware AIG rewriting: A fresh look at combinational logic synthesis," in DAC 2006.
25. P. Bjesse and J., "Automatic Phase Abstraction for Formal Verification," in ICCAD 2005.