A "Flying-Adder" On-chip frequency generator for complex SoC environment

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 12, 2007, Pages 1067-1071

  Xiu, Liming ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

Flying adder (FA); Frequency synthesis; Phase locked loop (PLL); Voltage controlled oscillator (VCO)

Indexed keywords

ADDERS; CIRCUIT OSCILLATIONS; CLOCKS; COST REDUCTION; OSCILLISTORS; PHASE LOCKED LOOPS; PROGRAMMABLE LOGIC CONTROLLERS; VARIABLE FREQUENCY OSCILLATORS;

ARCHITECTURE-BASED; CHIP COST REDUCTION; FLYING-ADDER; FREQUENCY SYNTHESIS; PHASE LOCKED LOOP (PLL); PHASELOCKED LOOP (PLLS); SYSTEM ON CHIPS (SOC); VARIOUS FUNCTIONS;

SYSTEM-ON-CHIP;

EID: 51449102039     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.906943     Document Type: Article

References (6)

1. J. Hakkinen and J. Kostamovaara, "Speeding up an integer-N PLL by controlling the loop filter charge," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 7, pp. 343-354, Jul. 2003.
2. S. E. Meninger and M. H. Perrott, "A 1-MHz bandwidth 3.6-GHz 0.18-um CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 966-980, Sep. 2004.
3. R. B. Staszewksi and P. T. Balsara, "Phase-domain all-digital phase-locked loop," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.
4. H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 835-846, Jun. 2000.
5. L. Xiu and Z. You, "A 'Flying-Adder' architecture of frequency and phase synthesis with scalability," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 5, pp. 637-649, Oct. 2002.
6. L. Xiu and Z. You, "A new frequency synthesis method based on 'Flying-Adder' architecture," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., pp. 130-134, Mar. 2003.