A "flying-adder" architecture of frequency and phase synthesis with scalability

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 5, 2002, Pages 637-649

  Xiu, Liming ^a   You, Zhihong ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

Clock generation; CMOS circuit design; Frequency synthesis; Phase synthesis; Phase locked loop; Spread spectrum; Voltage controlled oscillator

Indexed keywords

DIGITAL INTEGRATED CIRCUITS; FREQUENCY DOMAIN ANALYSIS; PHASE LOCKED LOOPS; PHASE SHIFTERS; SPREAD SPECTRUM COMMUNICATION; TIMING CIRCUITS; VARIABLE FREQUENCY OSCILLATORS;

CLOCK GENERATION; FREQUENCY SYNTHESIS CIRCUITRY; PHASE SYNTHESIS CIRCUITRY;

ADDERS;

EID: 0036818872     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.801607     Document Type: Article

References (6)

1. H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis," IEEE J. Solid-State Circuits, vol. 35, pp. 835-846, June 2000.
2. B. Razavi, Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits-A Tutorial. New York: IEEE Press, 1996.
3. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, ch. 16.
4. B. Kim, D. N. Helman, and P. R. Gray, "A 30-MHz hybrid analog/digital clock recovery circuit in 2-μm CMOS," IEEE J. Solid-State Circuits, vol. 25, pp. 1385-1394, Dec. 1990.
5. R. E. Best, Phase-Locked Loops: Theory, Design and Applications, 3rd ed. New York: McGraw-Hill, 1997.
6. W. Li and J. Meiners, "Introduction to phase-looked loop system modeling," TI Analog Applicat. J., pp. 5-10, May 2000.