메뉴 건너뛰기




Volumn 32, Issue 5-6, 2008, Pages 270-278

Simulated fault injections and their acceleration in SystemC

Author keywords

Accelarated simulation; Simulated fault injection; Switch level; SystemC

Indexed keywords

CODE SIMULATION; ELECTRONIC SYSTEMS (ES); ELSEVIER (CO); FAULT CONDITIONS; FUNCTIONAL SIMULATIONS; GATE LEVELS; HARDWARE DESIGNS; IN ORDER; NOVEL METHODS; PARALLEL COMPUTING; SIMULATION RESULTS; SYSTEM BEHAVIORS; SYSTEMC;

EID: 50949121237     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2008.03.013     Document Type: Article
Times cited : (12)

References (26)
  • 1
    • 50949110230 scopus 로고    scopus 로고
    • Baldez et al., LINXS: Using SystemC to Enable HW/SW Co-Simulation in the Real World, ESCUG, September 2005.
    • Baldez et al., LINXS: Using SystemC to Enable HW/SW Co-Simulation in the Real World, ESCUG, September 2005.
  • 2
    • 0026970583 scopus 로고    scopus 로고
    • H.K. Lee, D.S. Ha, HOPE: an efficient parallel fault simulator for synchronous sequential circuits, in: Proceedings of the ACM-IEEE Design Automation Conference (DAC), 1992, pp. 336-340.
    • H.K. Lee, D.S. Ha, HOPE: an efficient parallel fault simulator for synchronous sequential circuits, in: Proceedings of the ACM-IEEE Design Automation Conference (DAC), 1992, pp. 336-340.
  • 3
    • 50949116576 scopus 로고    scopus 로고
    • SystemC: , November 10, 2006.
    • SystemC: , November 10, 2006.
  • 4
    • 50949093822 scopus 로고    scopus 로고
    • Modelsim Designer: , October 1, 2006.
    • Modelsim Designer: , October 1, 2006.
  • 6
    • 50949123947 scopus 로고    scopus 로고
    • F. Bruschi, M. Chiamenti, F. Ferrandi, D. Sciuto, Error Simulation Based on the SystemC Design Description Language, Automation and Test in Europe Conference and Exhibition (DATE'02), 2002, pp. 1135.
    • F. Bruschi, M. Chiamenti, F. Ferrandi, D. Sciuto, Error Simulation Based on the SystemC Design Description Language, Automation and Test in Europe Conference and Exhibition (DATE'02), 2002, pp. 1135.
  • 7
    • 0035202381 scopus 로고    scopus 로고
    • J. Gracia, J.C. Baraza, D. Gil, P.J. Gil: Comparison and Application of Different VHDL-Based Fault Injection Techniques, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01), October 2001, pp. 0233.
    • J. Gracia, J.C. Baraza, D. Gil, P.J. Gil: Comparison and Application of Different VHDL-Based Fault Injection Techniques, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01), October 2001, pp. 0233.
  • 9
    • 50949120621 scopus 로고    scopus 로고
    • Aldec Inc., Active-HDL und Riveria, , November 1, 2005.
    • Aldec Inc., Active-HDL und Riveria, , November 1, 2005.
  • 10
    • 0002475610 scopus 로고    scopus 로고
    • B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, New Techniques for Accelerating Fault Injection in VHDL Descriptions, July 2000, pp. 61.
    • B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, New Techniques for Accelerating Fault Injection in VHDL Descriptions, July 2000, pp. 61.
  • 11
    • 50949117425 scopus 로고    scopus 로고
    • Seward, Lala, Fault injection for verifying testability at the VHDL level, Proceedings of the ITC IEEE, 2003.
    • Seward, Lala, Fault injection for verifying testability at the VHDL level, Proceedings of the ITC IEEE, 2003.
  • 14
    • 1442341440 scopus 로고    scopus 로고
    • Star Galaxy Publishing, Allentown
    • Bhasker J. A SystemC Primer (2002), Star Galaxy Publishing, Allentown
    • (2002) A SystemC Primer
    • Bhasker, J.1
  • 15
    • 50949104990 scopus 로고    scopus 로고
    • M. Rimén, J. Ohlsson, J. Karlsson, et al., Design Guidelines of a VHDL-based Simulation Tool for the Validation of Fault Tolerance, 1997.
    • M. Rimén, J. Ohlsson, J. Karlsson, et al., Design Guidelines of a VHDL-based Simulation Tool for the Validation of Fault Tolerance, 1997.
  • 16
    • 13944263917 scopus 로고    scopus 로고
    • Misera, Vierhaus, FIT - A Parallel Hierarchical Fault Simulation Environment, Parelec, Dresden, 2004, pp. 289-294.
    • Misera, Vierhaus, FIT - A Parallel Hierarchical Fault Simulation Environment, Parelec, Dresden, 2004, pp. 289-294.
  • 17
    • 0028018774 scopus 로고    scopus 로고
    • E. Jenn, J. Arlat, M. Rimen. J. Ohlsson, J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, in: Proceedings of the 24th International Symposium Fault-Tolerant Computimg, IEEE, 1994, pp. 66-75.
    • E. Jenn, J. Arlat, M. Rimen. J. Ohlsson, J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, in: Proceedings of the 24th International Symposium Fault-Tolerant Computimg, IEEE, 1994, pp. 66-75.
  • 18
    • 50949126256 scopus 로고    scopus 로고
    • SystemC-AMS study group: SystemC-AMS, , February 26, 2007.
    • SystemC-AMS study group: SystemC-AMS, , February 26, 2007.
  • 19
    • 50949087587 scopus 로고    scopus 로고
    • IEEE Package 1164, , January 29, 2007.
    • IEEE Package 1164, , January 29, 2007.
  • 20
    • 0035681258 scopus 로고    scopus 로고
    • Alessandro Fin, Franco Fummi, Graziano Pravadelli, AMLETO: a multi-language environment for functional test generation, in: Proceedings of the International Test Conference, 2001, pp. 821.
    • Alessandro Fin, Franco Fummi, Graziano Pravadelli, AMLETO: a multi-language environment for functional test generation, in: Proceedings of the International Test Conference, 2001, pp. 821.
  • 22
    • 50949127360 scopus 로고    scopus 로고
    • ® Language Reference Manual, , October 10, 2006.
    • ® Language Reference Manual, , October 10, 2006.
  • 23
    • 13244289780 scopus 로고    scopus 로고
    • K. Rothbart, U. Neffe, Ch. Steger, R. Weiss, E. Rieger, A. Muehlberger, High level fault injection for attack simulation in smart cards, Found in: 13th Asian Test Symposium (ATS'04), 2004.
    • K. Rothbart, U. Neffe, Ch. Steger, R. Weiss, E. Rieger, A. Muehlberger, High level fault injection for attack simulation in smart cards, Found in: 13th Asian Test Symposium (ATS'04), 2004.
  • 24
    • 50949091901 scopus 로고    scopus 로고
    • OpenMP, , January 10, 2007.
    • OpenMP, , January 10, 2007.
  • 25
    • 0030402141 scopus 로고    scopus 로고
    • Parallel sequence fault simulation for synchronous sequential circuits
    • Kung, and Lin. Parallel sequence fault simulation for synchronous sequential circuits. Journal of Electronic Testing (1996) 267-277
    • (1996) Journal of Electronic Testing , pp. 267-277
    • Kung1    Lin2
  • 26
    • 0027091086 scopus 로고    scopus 로고
    • Nikolaus Goders, Reinard Kaibel, PARIS: a parallel pattern fault simulator for synchronous sequential circuits, in: Proceedings of the International Conference on Computer-Aided Design, 1991, pp. 542-545.
    • Nikolaus Goders, Reinard Kaibel, PARIS: a parallel pattern fault simulator for synchronous sequential circuits, in: Proceedings of the International Conference on Computer-Aided Design, 1991, pp. 542-545.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.