High performance 16K, 64K, 256K complex points VLSI systolic FFT architectures

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2007, Pages 146-149

  Manolopoulos, K ^a   Nakos, K ^a   Reisis, D ^a   Vlassopoulos, N ^a   Chouliaras, V A ^b  

^a UNIVERSITY OF ATHENS   (Greece)

^b LOUGHBOROUGH UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; DATA PROCESSING; DISCRETE FOURIER TRANSFORMS; FAST FOURIER TRANSFORMS; MATHEMATICAL TRANSFORMATIONS;

INTERNATIONAL CONFERENCES; K-COMPLEX; OPERATING FREQUENCIES;

FOURIER TRANSFORMS;

EID: 50649094245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2007.4510951     Document Type: Conference Paper

References (18)

1. M. Pichler, D. Zardet, K. Schenk, "FPGA Implementierung optimiert auf Ressourcen und Leistungen" Mentor User Conference 2005, Munchen.
2. www.xilinx.com
3. www.altera.com
4. Clark D. Thompson "Fourier Transform in VLSI," IEEE Transactions on Computers, 1983.
5. E. H. Wold and A. M. Despain "Pipeline and Parallel FFT Processors for VLSI Implementations," IEEE Transactions on Computers, vol. C-33, 1984.
6. S. He and M. Torkelson "A New Approach to Pipeline FFT Processor," Proceedings of the IPPS, 1996.
7. S. Choi, G. Govindu, J. W. Jang, V. K. Prasanna "Energy-Efficient and Parameterized Designs of Fast Fourier Transforms on FPGAs," The 28th International Conference on Acoustics, Speech, and Signal Processing (ICASSP), April 2003.
8. I. S. Uzun, A. Amira and A. Bouridane, "FPGA implementations of Fast Fourier Transforms for real-time signal and image processing," IEEE Vision, Image and Signal Processing, 2005.
9. m DFTs," IEEE Trans. Circuits Syst. I, vol. 51, no. 9, September 2004.
10. B. G. Jo and M. H. Sunwoo, "New Continuous-Flow Mixed-Radix (CFMR) FFT Processor Using Novel In-Place Strategy" IEEE Trans. Circuits Syst. I, vol. 52, no. 5, May 2005.
11. S. Bouguezel, M. O. Ahmad, and M. N. S. Swamy, "New Radix-(2 × 2×2)/(4×4×4) and Radix-(2×2×2)/ (8×8×8) DIF FFT Algorithms for 3-D DFT," IEEE Trans. Circuits Syst. I, vol. 53, no. 2, February 2006.
12. W. H. Chang, T. Nguyen, "An OFDM-Specified Lossless FFT Architecture," IEEE Trans. Circuits Syst. I, vol. 53, no. 6, June 2006.
13. L. Yang, K. Zhang, H. Liu, J. Huang and S. Huang "An Efficient Locally Pipelined FFT Processor" IEEE Trans. Circuits Syst. II, vol. 53, no. 7, July 2006.
14. D. Reisis, N.Vlassopoulos, "Address Generation Techniques for Conflict Free Parallel Memory Accessing in FFT Architectures" ICECS, pp.1188-1191, December 2006.
15. L. R. Rabiner and B. Gold "Theory and Application of Digital Signal Processing," Prentice-Hall.
16. S. He and M. Torkelson "Design and Implementation of a 1024-point Pipeline FFT Processor," IEEE 1998 Custom Integrated Circuits.
17. B. Suter and K. S. Stevens "A Low Power, High Performance approach for Time-Frequency / Time-Scale Computations," Proceedings SPIE98 Conference on Advanced Signal Processing Algorithms, Architectures and Implementations VIII. Vol. 3461, pp. 86-90, July 1998.
18. K. Babionitakis, K. Manolopoulos, K. Nakos, D. Reisis, N.Vlassopoulos, V. A. Chouliaras "A High Performance VLSI FFT Architecture" ICECS, pp. 810-813, December 2006.