Energy-efficient and parameterized designs for fast fourier transform on FPGAs

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 2, Issue , 2003, Pages 521-524

  Choi, Seonil ^a   Govindu, Gokul ^a   Jang, Ju Wook ^b   Prasanna, Viktor K ^a  

^a University of Southern California ^*  (United States)

^b Sogang University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY DISSIPATION; ENERGY EFFICIENCY; FAST FOURIER TRANSFORMS; OPTIMIZATION;

XILINX DESIGNS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0141676714     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. S. Choi, J.-W. Jang, S. Mohanty, and V. K. Prasanna, "Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures," Engineering of Reconfigurable Systems and Algorithms, 2002.
2. S. Choi, Ronald Scrofano, V. K. Prasanna, and J.-W. Jang, "Energy Efficient Signal processing using FPGAs" to appear in ACM Field Programmable Gate Array, 2003.
3. S. Choi, "Domain Specific Modeling and Energy Efficient Designs for Signal Processing Kernels using FPGAs," Doctoral Dissertation, in preparation, 2003.
4. C. Dick, "The Platform FPGA: Enabling the Software Radio", Software Defined Radio Technical Conference and Product Exposition November 2002.
5. P. Master and P. M. Athanas, "Reconfigurable Computing Offers Options For 30," Wireless Systems Design, pp. 20-23, 1999.
6. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing, Prentice Hall, 1989.
7. L. Shang, A. Kaviani, and K. Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family," International Symposium on Field Programmable Gate Arrays, 2002.
8. Xilinx Application Note, Virtex-II Series and Xilinx ISE 4.1 i Design Environment, http://www.xilinx.com, 2001.
9. G. Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, 1998.