A self-adjusting clock tree architecture to cope with temperature variations

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 75-82

  Long, Jieyi ^a   Ku, Ja Chun ^a,b   Memik, Seda Ogrenci ^a   Ismail, Yehea ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; DESIGN; INTEGRATED CIRCUITS; PIPELINES; TELECOMMUNICATION NETWORKS; TIME MEASUREMENT; WALLS (STRUCTURAL PARTITIONS);

AUTOMATIC TEMPERATURE; BUFFER DESIGN; CHIP DESIGNS; CHIP PERFORMANCE; CLOCK SKEW SCHEDULING; CLOCK TREE; COMPUTER-AIDED DESIGN; DELAY ELEMENTS; ENVIRONMENTAL VARIATIONS; INTERNATIONAL CONFERENCES; ON-CHIP TEMPERATURE; OPERATING TEMPERATURES; OPTIMIZATION FRAMEWORK; SELF ADJUSTING; TEMPERATURE VARIATIONS; TEMPERATURE-DEPENDENT;

TIMING CIRCUITS;

EID: 50249122050     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397247     Document Type: Conference Paper

References (16)

1. Bota, S.A., et al. Within Die Thermal Gradient Impact on Clock Skew: A New Type of Delay-Fault Mechanism, in Int. Test Conf. 2004.
2. Horowitz, M., et al. Scaling, Power and the Future of CMOS, in Int. Electron Devices Meeting. 2005.
3. Nawale, V., et al. Optimal Useful Clock Skew Scheduling in the Presence of Variations Using Robust ILP Formulations, in Int. Conf. on Computer Aided Design. 2006.
4. Lee, S., et al. Reducing Pipeline Energy Demands with Local DVS and Dynamic Retiming, in Int. Symp. on Low Power Electronics and Design, 2004.
5. Fishburn, J.P., Clock Skew Optimization. IEEE Trans. on Computers, 1990. 39(7): p. 945-951.
6. Deoka, R.B., et al. A Graph-Theoretic Approach to Clock Skew Optimization, in Int. Symp. on Circuits and Systems, 1994.
7. Friedman, E.G., Clock Distribution Networks in Synchronous Digital Integrated Circuits. Proc. of the IEEE, 2001.89(5): p. 665-692.
8. Sakurai, T., et al., Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits, 1990. 25: p. 584-593.
9. Ku, J., et al., Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits. IEEE Trans. Very Large Scale Integration Systems, 2007. 15(8).
10. Cao, Y., et al. New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. in Custom Integrated Circuit Conf. 2000.
11. Mathias, P.C., et al., Systolic Evaluation of Polynomial Expressions. IEEE Trans. on Computers, 1990. 39(5): p. 653-665.
12. Kim, C., et al. A Fast Digit-Serial Systolic Multiplier for Finite Field GF(2m). in Asia and South Pacific Design Automation Conf. 2005.
13. Iwamura, K., et al., A Design of Reed-Solomon Decoder with Systolic-Array Structure. IEEE Trans. on Computers, 1995. 44(1): p. 118-122.
14. Filanovsky, I.M., et al., Compensation of Mobility and Threshold Voltage Temperature Effects with Application in CMOS Circuits. IEEE Trans. on Circuit and Systems 1, 2001. 48(7): p. 876-884.
15. Ahuja, R.K., et al., Network Flows: Theory, Algorithms, and Applications. 1993: Prentice Hall, New Jersey.
16. Wayne, K.D. A Polynomial Combinatorial Algorithm for Generalized Minimum Cost Flow. in Symp. on Theory of Computing. 1999.