Architecting hard crossbars on FPGAs and increasing their area efficiency with shadow clusters

ICFPT 2007 - International Conference on Field Programmable Technology

Volumn , Issue , 2007, Pages 57-64

  Jamieson, Peter ^a   Rose, Jonathan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CHLORINE COMPOUNDS; TECHNOLOGY;

AREA EFFICIENCY; BREAK-EVEN POINT; INTERNATIONAL CONFERENCES; ON CHIPS; TARGET APPLICATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 50149120746     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2007.4439232     Document Type: Conference Paper

References (18)

1. Altera. Using Stratix GX in Switch Fabric Systems, 2002. Altera White Paper.
2. Altera. Stratix Device Handbook, Jul 2003.
3. Altera. Quartus II Handbook, Volumes 1, 2, and 3, 2004.
4. V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 1999.
5. G. Brebner and D. Levi. Networking on Chip with Platform FPGAs. In IEEE International Conference on Field-Programmable Technology, pages 13-20, Dec 2003.
6. P. Jamieson and J. Rose. Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters. In IEEE International Conference on Field-Programmable Technology, pages 1-8, 2006.
7. C. Jones and S. Wilton. Cascadable bus based crossbar switch in a Programmable Logic Device. U.S. Patent 6,590,417. Issued July 8th, 2003.
8. C. Jones and S. Wilton. Cascadable bus based crossbar switching in a Programmable Logic Device. U.S. Patent 6,710,623. Issued March 23rd, 2004.
9. H. Kariniemi and J. Numi. A Crossbar-Based ATM Switch on FPGA for 2.488 Gbits/s CATV Network with Scaleable Header Remapping Function. In Communication Systems, Networks, and Digital Signal Processing Symposium, pages 82-85, July 2002.
10. I. Kuon and J. Rose. Measuring the Gap Between FPGAs and ASICs. In ACM/SIGDA International Symposium on FPGAs, pages 21-30, Feb 2006.
11. G. Lemieux and D. Lewis. Directional and Single-Driver Wires in FPGA Interconnect. In IEEE International Conference on Field-Programmable Technology, pages 41-48, Dec 2004.
12. C. Microsystems, 2007. http://www.cmc.ca.
13. J. S. Rose, R. J. Francis, P. Chow, and D. Lewis. The Effect of Logic Block Complexity on Area of Programmable Gate Arrays. In IEEE Custom Integrated Conference, pages 5.3.1-5.3.5, May. 1989.
14. A. Singh and M. Marek-Sadowska. Efficient Circuit Clustering for Area and Power Reduction in FPGAs. In ACM/SIGDA International Symposium on FPGAs, pages 59-66, 2002.
15. STMicroelectronics. 90nm CMOS090 Design Platform, 2005. http://www.st.com/stonline/prodpres/dedicate/soc/asic/90plat.htm.
16. Xilinx. High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices, 2000. Xilinx Application Note 240.
17. S. Young, P. Alfke, C. Fewer, S. McMillan, B. Blodget, and D. Levi. A high I/O reconfigurable crossbar switch. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 3-10, April 2003.
18. Y Zhang, T. Jeong, F. Chen, H. Wu, R. Nitzsche, and G. Gao. A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture. In IEEE International Parallel & Distributed Processing Symposium, pages 1-10, April 2006.