A high I/O reconfigurable crossbar switch

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2003-January, Issue , 2003, Pages 3-10

  Young, S ^a   Alfke, P ^a   Fewer, C ^a   McMillan, S ^a   Blodget, B ^a   Levi, D ^a  

^a XILINX INC   (United States)

Author keywords

Clocks; Delay; Fabrics; Field programmable gate arrays; Programmable logic arrays; Random access memory; Reconfigurable logic; Routing; Switches; Throughput

Indexed keywords

CLOCKS; COMPUTATION THEORY; COMPUTERS; CROSSBAR EQUIPMENT; FABRICS; LOGIC GATES; RANDOM ACCESS STORAGE; STATIC RANDOM ACCESS STORAGE; SWITCHES; SWITCHING NETWORKS; THROUGHPUT;

DELAY; PROGRAMMABLE LOGIC ARRAY; RANDOM ACCESS MEMORY; RECONFIGURABLE LOGIC; ROUTING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33845457904     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2003.1227236     Document Type: Conference Paper

References (26)

1. P. Bellows and B. Hutchings. JHDL: An HDL for reconfigurable systems. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 175-184, Napa Valley, Ca, April 1998. IEEE Computer Society.
2. G. Brebner and J. Gray. Use of reconfigurability in variable-length code detection at video rates. In 5th Int. Workshop Field-Programmable Logic and Applications, pages 429-438, Oxford, UK, September 1995. Springer-Verlag.
3. D. A. Buell, J. M. Arnold, and W. J. Kleinfelder. Splash 2: FPGAs in Custom Computing Machine. IEEE Computer Society Press, Napa Valley, Ca, 1996.
4. K. Choi and W. S. Adams. VLSI implementation of a 256∗256 crossbar interconnection network. In Proceedings of Parallel Processing Symposium, pages 289-293, 1992.
5. S. Communications. Theory of Electromechanical Switching. SEG Communications, http://www.seg.co.uk/telecomm/automat1.htm, 1996
6. L. S. Corporation. Lattice Digital Interconnect Devices - Programmable Interface and Interconnect. Lattice Semiconductor Corporation, http://www.latticesemi.com/products/digin/index.cfm.
7. H. P. Dick. Implementation of an autocorrelation-based pitch detector on an AT6005 dynamically reconfigurable field programmable gate array. Master's thesis, University of Strathclyde, Glasgow, Scotland, 1995.
8. J. M. Ditmar. A dynamically reconfigurable FPGA-based content addressable memory for IP characterization. Master's thesis, KTH-Royal Institute of Technology, Stockholm, Sweden, 2000.
9. H. Eggers, P. Lysaght, H. Dick, and G. McGregor. Fast reconfigurable crossbar switching in FPGAs. In R. W. Hartenstein and M. Glesner, editors, Field-Programmable Logic, pages 297-306, Darmstadt, Germany, September 1996. Springer-Verlag.
10. J. G. Eldredge and B. L. Hutchings. RRANN: The run-time reconfiguration artificial neural network. In Proceedings of the IEEE Custom Integrated Circuits Conference, Los Alamitos, Ca, May 1994. IEEE Computer Society.
11. A. Emmerson. History of the Automatic Telephone System, The First 20 Years. http://web.ukonline.co.uk/freshwater/histauto.htm, 1987.
12. T. L. Ericsson. Understanding Telecommunications: Switching and Switch Control: History. Telefonaktiebolaget LM Ericsson, http://www.ericsson.com/about/telecom/part-a/a-3-2.shtml, 1997-2002.
13. T. Farley. TelecomWriting.com's Telephone History Series. http://www.privateline.com/TelephoneHistory/History1.htm, 2001.
14. S. A. Guccione and D. Levi. XBI: A Java-based interface to FPGA hardware. In J. Schewel, editor, Configurable Computing: Technology and Applications, Proc. SPIE 3526, pages 97-102, Bellingham, WA, November 1998. SPIE - The International Society for Optical Engineering.
15. S. A. Guccione, D. Levi, and D. Downs. A reconfigurable content addressable memory. In J. R. et al., editor, Proceedings of the 15th International Parallel and Distributed Processing Workshops, pages 882-889, Berlin, May 2000. Springer-Verlag.
16. E. L. Horta and S. T. Kofuji. The architecture of a reconfigurable ATM switch (RECATS). In Workshop de Computação Reconfigurável, Marilia, SP, Brazil, August 2000.
17. E. Lemoine and D. Merceron. Run time reconfiguration of FPGA for scanning genomic databases. In K. L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 90-98, Napa Valley, Ca, April 1995. IEEE Computer Society.
18. P. Lysaght, G. McGregor, and J. Stockwood. Configuration controller synthesis for dynamically reconfigurable systems. In IEE Colloquium on Hardware - Software Cosynthesis for Reconfigurable Systems, Bristol, Uk, February 1996.
19. S. P. McMillan and S. A. Guccione. Partial run-time reconfiguration using JRTR. In R. W. Hartenstein and H. Grunbacher, editors, Field-Programmable Logic and Applications, pages 352-360, Berlin, August 2000. Springer-Verlag.
20. C. Patterson. High performance DES encryption in Virtex FPGAs using JBits. In K. L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, Ca, April 2000. IEEE Computer Society.
21. J. Scalera and M. Jones. A run-time reconfigurable plug-in for the winamp mp3 player. In K. L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 319-320, Napa Valley, Ca, April 2000. IEEE Computer Society.
22. H. Schmit. Incremental reconfiguration for pipelined applications. In K. L. Pocek and J. Arnold, editors. IEEE Symposium on FPGAs for Custom Computing Machines, pages 47-55, Napa Valley, Ca, April 1997. IEEE Computer Society.
23. F. Semiconductor. Crosspoint Switches. Fairchild Semiconductor, http://www.fairchildsemi.com/products/interface/crosspoint.html.
24. V. Singhai and R. Le. High-speed buffered crossbar switch design using Virtex-EM devices. In Xilinx Application Note: XAPP240, http://www.xilinx.com/xapp/xapp240.pdf March 2000.
25. M. J. Wirthlin and B. L. Hutchings. Improving functional density using run-time circuit reconfiguration FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(7):247-256, June 1998.
26. T. Wu, C. Tsui, and M. Hamdi. A 2 Gb/s 256∗256 CMOS crossbar switch fabric core design using pipelined mux. In IEEE International Symposium on Circuits and Systems, 2002, pages 568-571, 2002.