Reconfigurable computer application design considerations

Conference Proceedings - IEEE SOUTHEASTCON

Volumn , Issue , 2008, Pages 236-243

  Rice, Justin L ^a   Pace, Kevin C ^a   Gates, Miguel D ^a   Morris, Gerald R ^b   Abed, Khalid H ^a  

^a JACKSON STATE UNIVERSITY   (United States)

^b US ARMY ENGINEER RESEARCH AND DEVELOPMENT CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE ARCHITECTURES;

APPLICATION DESIGN; DESIGN CONSIDERATIONS; FIELD PROGRAMMABLES; FIXED POINTS; FLOATING POINTS; INTEGER POINT; PERFORMANCE; PERFORMANCE COMPUTING; PROGRAMMABLE GATE ARRAY; RECONFIGURABLE COMPUTER;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 50049105870     PISSN: 10910050     EISSN: 1558058X     Source Type: Conference Proceeding    
DOI: 10.1109/SECON.2008.4494292     Document Type: Conference Paper

References (23)

1. S. Akella, M. C. Smith, R. T. Mills, S. R. Alam, R. F. Barrett, and J. S. Vetter. Sparse matrix vector multiplication on the SRC MAPstation. In Proceedings of the 9th Annual High Performance Embedded Computing Workshop (HPEC'05), page www.ll.mit.edu/HPEC/agendas/proc05/HPEC05_Open.pdf, Lexington, MA, USA, September 2005.
2. W. Böhm and J. Hammes. A transformational approach to high performance embedded computing. In Proceedings of the 8th Annual High Performance Embedded Computing Workshop (HPEC'04), pages 39-40, Lexington, MA, USA, September 2004.
3. Brigham Young University. JHDL: FPGA CAD tools. www.jhdl.org.
4. B. Catanzaro and B. Nelson. Higher radix floating-point representations for FPGA-based arithmetic. In Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), pages 161-170, Napa, CA, USA, April 2005.
5. Celoxica Ltd. DK Design Suite. www.celoxica.com.
6. M. deLorimier and A. DeHon. Floating-point sparse matrix-vector multiply for FPGAs. In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays (FPGA'05), pages 75-85, Monterey, CA, USA, 2005.
7. T. El-Ghazawi, E. El-Araby, A. Agarwal, J. LeMoigne, and K. Gaj. Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer. In Proceedings of the 7th Military and Aerospace Programmable Logic Devices Conference (MAPLD'04), page klabs.org/mapld04/abstracts/ abstracts_04.htm, Washington, DC, USA, September 2004.
8. G. Estrin. Organization of computer systems-the fixed plus variable structure computer. In Proceedings of the Western Joint Computer Conference (WJCC'60), pages 33-40, San Francisco, CA, USA, May 1960.
9. F. B. Hanson. Computational stochastic control: Basic foundations, complexity and techniques. In Proceedings of the 42nd IEEE Conference on Decision and Control (CDC'03), page 71, Maui, HI, USA, December 2003.
10. J. Harkins, T. El-Ghazawi, E. El-Araby, and M. Huang. Performance of sorting algorithms on the SRC 6 reconfigurable computer. In Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology (FPT'05), pages 295-296, Singapore, December 2005.
11. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufman, San Francisco, CA, USA, 3rd edition, 2003.
12. M. C. Herbordt, T. V. Court, Y. Gu, B. Sukhwani, A. Conti, J. Model, and D. DiSabello. Achieving high performance with FPGA-based computing. Computer, 40(3):50-57, March 2007.
13. T. Kean. Algotronix history. www.algotronix.com/people/tom/album.html, June 1998.
14. Mitrionics Inc. Mitrion-C. www.mitrionics.com.
15. G. R. Morris. Mapping Sparse Matrix Scientific Applications onto FPGA-Augmented Reconfigurable Supercomputers. Ph.D.E.E. dissertation, University of Southern California, Los Angeles, CA, USA, December 2006.
16. G. R. Morris and V. K. Prasanna. Sparse matrix computations on reconfigurable hardware. Computer, 40(3):58-64, March 2007.
17. SRC Computers Inc. Carte programming environment. www.srccomp.com/ SoftwareElements.htm.
18. SRC Computers, Inc. General purpose reconfigurable computing systems. www.srccomp.com.
19. M. Taher, E. El-Araby, A. Agarwal, T. El-Ghazawi, K. Gaj, J. L. Moigne, and N. Alexandridis. Effective implementation of a generic wavelet filter on a hybrid reconfigurable computer. In Proceedings of the 6th Military and Aerospace Programmable Logic Devices Conference (MAPLD'03), page klabs.org/richcontent/MAPLDCon03/abstracts/authors_2003.html, Washington, DC, USA, September 2003.
20. K. Underwood. FPGAs vs. CPUs: Trends in peak floating-point performance. In Proceedings of the 2004 ACM/SIGDA Twelfth International Symposium on Field Programmable Gate Arrays (FPGA'04), pages 171-180, Monterey, CA, USA, February 2004.
21. T. Van Court and M. C. Herbordt. Requirements for any HPC/FPGA application development tool flow. In Proceedings of the 4th Annual Boston Area Computer Architecture Workshop (BARC'06), pages 55-59, Kingston, RI, USA, February 2006.
22. X. Wang, S. Braganza, and M. Leeser. Advanced components in the variable precision floating-point library. In Proceedings of the 14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06), pages 137-148, Napa, CA, USA, April 2006.
23. Xilinx, Inc. New technology and a new way of working. In History of Xilinx. www.xilinx.com/company/xilinxstory/history.htm, 2006.