An ILP formulation for system-level application mapping on network processor architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 99-104

  Ostler, Chris ^a   Chatha, Karam S ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA REDUCTION; PROGRAM PROCESSORS; SYSTEMS ANALYSIS;

NETWORK PROCESSORS; NETWORKING APPLICATIONS; SYMMETRIC MULTI-PROCESSING (SMP);

CIRCUIT THEORY;

EID: 34548301614     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364574     Document Type: Conference Paper

References (22)

1. L. G. Roberts. Beyond Moore's Law: Internet growth trends. IEEE Computer, pages 117-119, 2000.
2. N. Shah and K. Keutzer. Network Processors: Origin of Species. In Proceedings of ISCIS XVII, The Seventeenth International Symposium on Computer and Information Sciences, Oct. 2002.
3. B. Wheeler, J. Bolaria, and S. Iyer. NPU Market Sees Broad-Based Expansion. http://www.linleygroup.com/npu/Newsletter/wire050420.html, Apr. 2005.
4. E. Johnson and A. Kunze. IXP2400/2800 Programming: The Complete Microengine Coding Guide. Intel Press, Hillsboro, OR, USA, 2003.
5. C. Kulkarni, M. Gries, C. Sauer, and K. Keutzer. Programming Challenges in Network Processor Deployment. In Int. Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Oct. 2003.
6. A. Srinivasan, P. Holman, J. Anderson, S. Baruah, and J. Kaur. Multiprocessor Scheduling in Processor-based Router Platforms: Issues and Ideas. Workshop on Network Processors at the International Symposium on High Performance Computer Architecture, 2003.
7. Z. Tan, C. Lin, H. Yin, and B. Li. Optimization and Benchmark of Cryptographic Algorithms on Network Processors. IEEE Micro, 24(5), 2004.
8. R. Haas et. al. Creating Advanced Functions on Network Processors: Experience and Perspectives. Research Report RZ-3460, IBM, Nov. 2002.
9. N. Shah, W. Plishker, and K. Keutzer. NP-Click: A Programming Model for the Intel IXPl 200. In Workshop on Network Processors at the International Symposium on High Performance Computer Architecture, Feb. 2003.
10. K. Lee, G. Coulson, G. Blair, A. Joolia, and J. Ueyama. Towards a Generic Programming Model for Network Processors. In Proc. IEEE International Conference on Networks (ICON.04), Nov. 2004.
11. Teja Coproration. "Teja NP Software Platform for the Intel IXP2XXX Network Processor Family". http://www.teja.com/products/intel_ixp2xxx. html, June 2006.
12. Intel Inc. Intel IXA SDK.
13. R. Ramaswamy and T. Wolf. PacketBench: A tool for workload characterization of network processing. In Proceedings of IEEE 6th Annual Workshop on Workload Characterization (WWC-6), October 2003.
14. L. Thiele et. al. Design Space Exploration of Network Processor Architectures. In First Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture, Feb. 2002.
15. C-T. Hwang, J-H. Lee, and Y-C. Hsu. A Formal Approach to Scheduling Problem in High Level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 10:464-475, April 1991.
16. A. Bender. MILP Based Task Mapping for Heterogeneous Multiprocessor Systems. In Proceedings of the conference on European design automation, pages 190-197. IEEE Computer Society Press, 1996.
17. B. Shirazi, K. Kavi, and A. Hurson, editors. Scheduling and Load Balancing in Parallel and Distributed Systems. IEEE Computer Society Press, 1995.
18. G. Micheli, R. Ernst, and W. Wolf, editors. Readings in Hardware/Software Co-design. Kluwer Academic Publishers, Norwell, MA, USA, 2002.
19. R. Ramaswamy, N. Weng, and T. Wolf. Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures. In M. Franklin, P. Crowley, H. Hadimioglu, and P. Onufryk, editors, Network Processor Design: Issues and Practices. Morgan Kaufmann, Feb. 2005.
20. N. Weng and T. Wolf. Profiling and Mapping of Parallel Workloads on Network Processors. In Proc. of The 20th Annual ACM Symposium on Applied Computing (SAC), pages 890-896, Mar. 2005.
21. V. Ramamurthi, J. McCollum, C. Ostler, and K. Chatha. System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures. In International Symposium on VLSI, 2005.
22. W. Plishker, K. Ravindran, N. Shah, and K. Keutzer. Automated Task Allocation on Single Chip, Hardware Multithreaded, Multiprocessor Systems. In Workshop on Embedded Parallel Architectures (WEPA-1), Feb. 2004.