Efficient modeling techniques for IR drop analysis in ASIC designs

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 64-68

  Cho, Dong Soo ^a   Lee, Kyung Ho ^a   Jang, Gi Jeong ^a   Kim, Taek Soo ^a   Kong, Jeong Taek ^a  

^a SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYZING POWER; IR DROP ANALYSIS; MODELING TECHNIQUE; ORDERS OF MAGNITUDE; POWER CONSUMPTION MODEL; POWER DISTRIBUTIONS; RESISTIVE NETWORK; VOLTAGE CONTROLLED CURRENT SOURCES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 49749146647     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806475     Document Type: Conference Paper

References (10)

1. Gregory Steele, David Overhauser, Steffen Rochel, Syed Zakir Hussain, "Full-Chip Verification Methods for DSM Power Distribution Systems," in Proc, 35th Design Automation Conf., pp. 744-749, 1998.
2. A. Dharchoudhury, R. Panda, D. Blaauw, R. Vaidyanathan, "Design and Analysis of Power Distribution Networks in PowerPC Microprocessors," in Proc, 35th Design Automation Conf., pp. 738-743, 1998.
3. F. Rouatbi, B. Haroun and A. J. Al-khalili, "Power Estimation Tool for Sub-Micron CMOS VLSI Circuits," in Proc. of European Design Automation Conf., pp. 204-209, 1992.
4. S, Y, Huang, K. C. Chen, K. T. Cheng and T. C. Lee, "Compact Vector Generation for Accurate Power Simulation," in Proc. 33rd Design Automation Conf., pp. 161-164, 1996.
5. D. Brand and C. Visweswariah, "Inaccuracies in Power Estimation During Logic Synthesis," in Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 388-394, Nov. 1996
6. http://www/isdmag,com/design/Viewlogie/ViewlogicPower,ht ml.
7. M. Favalli and L. Benini, "Analysis of Glitch Power Dissipation in CMOS ICs," in Proc. IEEE Int. Symposium on Low Power Design, pp. 123-128, 1995.
8. M. S. Jang, II. S. Jin, B. H. Lee, J. Y. Lee, T, S. Kim, J. T. Kong, and S. J. Song, "CubicWarc: A Hierarchical Design System for Deep Submicron ASIC," in Proc. IEEE Int. ASIC/SOC Conf., in press.
9. H. S. Jin, M. S. Jang, J. S. Song, J. Y. Lee, T. S. Kim, and J. T, Kong, "Dynamic Power Estimation Using the Probabilistic Contribution Mcasurc(PCM)," in Proc. IEEE Int. Symposium on Low Power Design, in press.
10. J. M. Rabaey and M. Pcdram, "Low Power Design Methodologies," Kluwcr Academic Publishers, 1996.