메뉴 건너뛰기




Volumn , Issue , 2008, Pages 488-491

Variability analysis for sub-100nm PD/SOI sense-amplifier

Author keywords

[No Author keywords available]

Indexed keywords

COMPREHENSIVE ANALYSIS; ELECTRONIC DESIGNS; FLOATING BODIES; FLOATING-BODY EFFECTS; INTERNATIONAL SYMPOSIUM; OFFSET VOLTAGE; RANDOM DOPANT FLUCTUATION; RANDOM DOPANT FLUCTUATIONS; SENSE AMPLIFIER; SENSE AMPLIFIERS; SUB-100 NM; VARIABILITY ANALYSIS;

EID: 49749135205     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2008.4479783     Document Type: Conference Paper
Times cited : (2)

References (7)
  • 1
    • 3042778488 scopus 로고    scopus 로고
    • Yield and speed optimization of a latch-type voltage sense amplifier
    • July
    • B Wicht, "Yield and speed optimization of a latch-type voltage sense amplifier", IEEE JSSC, vol. 39, no. 7, July 2004, pp. 1148-1158.
    • (2004) IEEE JSSC , vol.39 , Issue.7 , pp. 1148-1158
    • Wicht, B.1
  • 2
    • 0035308547 scopus 로고    scopus 로고
    • The impact of intrinsic device fluctuations on CMOS SRAM cell stability
    • April
    • A. Bhavnagarwala, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE JSSC, vol. 36, no. 4, April 2001, pp. 658-665.
    • (2001) IEEE JSSC , vol.36 , Issue.4 , pp. 658-665
    • Bhavnagarwala, A.1
  • 3
    • 0028735418 scopus 로고
    • Dynamic floating-body instabilities in partially depleted SOI CMOS circuits
    • D. Suh, et. al, "Dynamic floating-body instabilities in partially depleted SOI CMOS circuits," IEDM, 1994, pp. 661-664.
    • (1994) IEDM , pp. 661-664
    • Suh, D.1    et., al.2
  • 4
    • 0033338762 scopus 로고    scopus 로고
    • A dynamic body discharge technique for SOI circuit applications
    • J. B. Kuang, et. al, "A dynamic body discharge technique for SOI circuit applications," 1999 IEEE Intl. SOI Conf, 1999, pp. 77-78.
    • (1999) 1999 IEEE Intl. SOI Conf , pp. 77-78
    • Kuang, J.B.1    et., al.2
  • 5
    • 33749164917 scopus 로고    scopus 로고
    • A novel circuit topology for generating and validating digitally sense amplifier differentials for bulk and SOI
    • R. V. Joshi, et. al., "A novel circuit topology for generating and validating digitally sense amplifier differentials for bulk and SOI," ESSCIRC05, 2005.
    • (2005) ESSCIRC05
    • Joshi, R.V.1    et., al.2
  • 6
    • 49749108104 scopus 로고    scopus 로고
    • Coupled body contacts for SOI differential circuits,
    • United States Patent: US 6868000
    • Y. Chan, et. al, "Coupled body contacts for SOI differential circuits," United States Patent: US 6868000
    • Chan, Y.1    et., al.2
  • 7
    • 2342636340 scopus 로고    scopus 로고
    • A Novel Technique for Steady State Analysis for VLSI in Partially Depleted SOI
    • R. V. Joshi, et. al, "A Novel Technique for Steady State Analysis for VLSI in Partially Depleted SOI," Intl. Conf. on VLSI Design, 2004. pp. 832-837.
    • (2004) Intl. Conf. on VLSI Design , pp. 832-837
    • Joshi, R.V.1    et., al.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.