Model checking of analog systems using an analog specification language

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 324-329

  Steinhorst, Sebastian ^a   Hedrich, Lars ^a  

^a GOETHE UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; CIRCUIT SIMULATION; ERROR ANALYSIS; INDUSTRIAL ENGINEERING; LINGUISTICS; NETWORKS (CIRCUITS); SPECIFICATIONS; TESTING;

ANALOG SYSTEMS; CIRCUIT PROPERTIES; MODEL CHECKING ALGORITHMS; STARTUP TIME; STATIC AND DYNAMIC; VERIFICATION METHODOLOGY;

MODEL CHECKING;

EID: 49749115200     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484700     Document Type: Conference Paper

References (11)

1. E. M. Clarke and E. A. Emerson. Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic. In Logic of Programs, volume 131 of Lecture Notes in Computer Science, pages 52-71. Springer-Verlag, London, 1982.
2. W. Hartong, L. Hedrich, and E. Barke. Model checking algorithms for analog verification. In Proceedings of the 39th conference on Design automation (DAC '02), pages 542-547, 2002.
3. D. Grabowski, D. Platte, L. Hedrich, and E. Barke. Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. In FAC 2005: Proceedings of the First Workshop on Formal Verification of Analog Circuits, pages 37-52, 2005.
4. T. Dastidar and P. Chakrabarti. A Verification System for Transient Response of Analog Circuits Using Model Checking. In VLSID'05: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, pages 195-200, 2005.
5. T. Dang, A. Donzé, and O. Maler. Verification of analog and mixed-signal circuits using hybrid system techniques. In FMCAD 2004: Formal Methods in Computer-Aided Design, 5th International Conference, pages 21-36, 2004.
6. G. Frehse, B. Krogh, and R. Rutenbar. Verifying Analog Oscillator Circuits Using Forward/Backward Abstraction Refinement. In DATE 2006: Design, Automation and Test in Europe, 2006.
7. S. Steinhorst, A. Jesser, and L. Hedrich. Advanced Property Specification for Model Checking of Analog Systems. In Analog 2006: 9. ITG/GMM-Fachtagung Entwicklung von Analogschaltungen mit CAE-Methoden, pages 63-68, 2006.
8. E. A. Emerson, A. K. Mok, A. P. Sistla, and J. Srinivasan. Quantitative temporal reasoning. Real-Time Syst., 4(4):331-352, 1992.
9. H. Foster, E. Marschner, and Y. Wolfsthal. IEEE 1850 PSL: The Next Generation. 2005. URL: http://www.pslsugar.org/papers/ieee1850psl- the_next_generation.pdf.
10. O. Maler and A. Pnueli. Extending PSL for Analog Circuits. Research Report, PROSYD Deliverable D 1.3/1, 2005. URL: http://www.prosyd.org/twiki/pub/ Public/DeliverablePageWP1/Prosyd_d1.3_1.pdf.
11. Martin Freibothe, Jens Schönherr, and Bernd Straube. Formal verification of the quasi-static behavior of mixed-signal circuits by property checking. Electr. Notes Theor. Comput. Sci., 153(3):23-35, 2006.