Optimizing the design of an injection-locked frequency divider by means of nonlinear analysis

European Conference on Circuit Theory and Design 2007, ECCTD 2007

Volumn , Issue , 2007, Pages 571-574

  Ghahramani, Mohammad M ^a   Daneshgar, Saeid ^a   Kennedy, Michael Peter ^a,b   Feo, Oscar De ^a  

^a UNIVERSITY COLLEGE CORK   (Ireland)

^b UNIVERSITY COLLEGE CORK   (Ireland)

Author keywords

[No Author keywords available]

Indexed keywords

BIFURCATION (MATHEMATICS); CIRCUIT THEORY; NONLINEAR ANALYSIS; PHASE LOCKED LOOPS;

BIFURCATION ANALYSIS; DIGITAL COUNTERPARTS; INJECTION LOCKED FREQUENCY DIVIDER; LC-OSCILLATORS; LOW-POWER CONSUMPTION; OPTIMIZATION TECHNIQUES; PHASELOCKED LOOP (PLLS); SPICE SIMULATIONS;

FREQUENCY DIVIDING CIRCUITS;

EID: 49749107847     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2007.4529660     Document Type: Conference Paper

References (18)

1. C. S. Vaucher, Architectures for RF Frequency Synthesizers. Boston: Kluwer Academic Publishers, 2002.
2. J. Craninckx and M. S. J. Steyaert, "A 5 GHz, 1 mW CMOS voltage controlled differential injection-locked frequency divider," IEEE Journal of Solid-State Circuits, vol. 31, pp. 890-897, 1996.
3. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18μm CMOS technology." IEEE Journal of Solid-State Circuits, vol. 39, pp. 594-601, 2004.
4. H. D. Wohlmuth and D. Kehrer, "A high sensitivity static 2:1 frequency divider up to 27GHz in 120nm CMOS," in Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC), Florence, Italy, September 2002.
5. K. Yamamoto and M. Fujishima, "55GHz CMOS frequency divider with 3.2GHz locking range," in Proceeding of the 30th European Solid-State Circuits Conference (ESSCIRC), September 2004.
6. H. Rategh and T. H. Lee, "Superharmonic injection-locked frequency dividers," IEEE Journal of Solid-State Circuits, vol. 34, pp. 813-821, 1999.
7. H. R. Rategh, H. Samavati, and T. H. Lee, "A 5 GHz, 1 mW CMOS voltage controlled differential injection locked frequency divider," in Proceedings of the IEEE Custom Integrated Circuits, San Diego, CA, USA, May 1999, pp. 517-520.
8. G. M. Maggio, O. De Feo, and M. P. Kennedy, "Nonlinear analysis of the colpitts oscillator and applications to design," IEEE Transaction on Circuits and Systems - I, vol. 46, pp. 1118-1130, 1999.
9. _, "A general method to predict the amplitude of oscillation in nearlysinusoidal oscillators," IEEE Transaction on Circuits and Systems - I, vol. 51, pp. 1586-1595, 2004.
10. Y. A. Kuznetsov, Elements of Applied Bifurcation Theory, 3rd ed. New York: Springer-Verlag, 2004.
11. E. Ott, Chaos in Dynamical Systems. New York: Cambridge University Press, 1993.
12. A. Dhooge, W. Govaerts, and Y. A. Kuznetsov, "MATCONT: A MATLAB package for numerical bifurcation analysis of ODEs," ACM Transactions on Mathematical Software, vol. 29, pp. 141-164, 2003.
13. D. O'Neill, D. Bourke, Z. Ye, and M. P. Kennedy, "Accurate modeling and experimental validation of an injection-locked frequency divider," in Proceedings of the European Conference on Circuit Theory and Design, vol. 3, Cork, Ireland, August 2005, pp. 409-412.
14. S.-M. Wu, R.-Y. Liu, and W.-L. Chen, "A 5.8-GHz high efficient, low power, low phase noise CMOS VCO for IEEE 802.11a," in Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC), Calgary, Alberta, Canada, July 2003.
15. C. Piccardi, "Bifurcations of limit cycles in periodically forced nonlinear systems: The harmonic balance approach," IEEE Transaction on Circuits and Systems - I, vol. 41, pp. 315-320, 1994.
16. M. Basso, R. Genesio, and A. Tesi, "A frequency method for predicting limit cycle bifurcations," Nonlinear Dynamics, vol. 13, pp. 339-360, 1997.
17. F. Bonani and M. Gilli, "Analysis of stability and bifurcations of limit cycles in Chua's circuit through the harmonic-balance approach," IEEE Transaction on Circuits and Systems - I, vol. 46, pp. 881-890, 1999.
18. A. Buonomo and A. Lo Schiavo, "Modelling and analysis of differential VCOs." International Journal of Circuit Theory and Applications, vol. 32, pp. 117-131, 2005.