A formal approach to the protocol converter problem

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 294-299

  Avnit, Karin ^a   D'Silva, Vijay ^b   Sowmya, Arcot ^a   Ramesh, S ^c   Parameswaran, Sri ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b ETH ZURICH   (Switzerland)

^c India Science Lab   (India)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BUSES; COMMUNICATION; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; ITERATIVE METHODS; MICROPROCESSOR CHIPS; STANDARDS; TESTING;

AMBA AHB; AUTOMATIC SYNTHESIS; BUFFER STATES; BUS PROTOCOLS; BUS-BASED COMMUNICATION; CHARACTERIZATION YIELDS; CONVERTER SYNTHESIS; CURRENT TECHNIQUES; CYCLE-ACCURATE; DATA PERSISTENCE; FIXE D POINTS; FORMAL APPROACH; FORMAL MODELING; ITERATIVE COMPUTATIONS; PROTOCOL CONVERSION; PROTOCOL CONVERTERS; STATE MACHINES; SYSTEM-ON-CHIP DESIGNS;

LAWS AND LEGISLATION;

EID: 49749105189     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484695     Document Type: Conference Paper

References (13)

1. Open core protocol international partnership, http://www.ocpip.org.
2. J. Akella and K. L. McMillan. Synthesizing converters between finite state protocols. In ICCD, pages 410-413. IEEE Computer Society, 1991.
3. V. Androutsopoulos, D. Brookes, and T. Clarke. Protocol converter synthesis. Computers and Digital Techniques, 151(6):391-401, 2004.
4. ARM. Amba specification, http://www.arm.com/.
5. K. Avnit, V. D'Silva, A. Sowmya, S. Ramesh, and S. Parameswaran. Protocol compatibility and automatic converter synthesis. Technical Report 0718, UNSW, Australia, August 2007.
6. V. D'Silva, S. Ramesh, and A. Sowmya. Bridge over troubled wrappers: Automated interface synthesis. In VLSI Design, pages 189-194. IEEE Computer Society, 2004.
7. V. D'Silva, S. Ramesh, and A. Sowmya. Synchronous protocol automata: A framework for modelling and verification of soc communication architectures. In DATE, pages 390-395. IEEE Computer Society, 2004.
8. D. Gajski, H. Cho, and S. Abdi. General transducer architecture. Technical Report TR 05-08, CECS Center for Embedded Computer Systems University of California, Irvine, August 2005.
9. S. Narayan and D. Gajski. Interfacing incompatible protocols using interface process generation. In DAC, pages 468-473, 1995.
10. R. Passerone, L. de Alfaro, T. A. Henzinger, and A. L. Sangiovanni-Vincentelli. Convertibility verification and converter synthesis: two faces of the same coin. In ICCAD, pages 132-139. ACM, 2002.
11. R. Passerone, J. A. Rowson, and A. L. Sangiovanni-Vincentelli. Automatic synthesis of interfaces between incompatible protocols. In DAC, 1998.
12. J. Smith and G. D. Micheli. Automated composition of hardware components. In DAC, pages 14-19, 1998.
13. S. Watanabe, K. Seto, Y. Ishikawa, S. Komatsu, and M. Fujita. Protocol transducer synthesis using divide and conquer approach. In ASP-DAC. IEEE, 2007.