Bridge over troubled wrappers: Automated interface synthesis

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 189-194

  D'silva, Vijay ^a   Ramesh, S ^b   Sowmya, Arcot ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION INTERFACES; INTELLECTUAL PROPERTY (IP) BLOCKS; SHELF WRAPPERS; SYSTEM-ON-CHIP (SOC) DESIGN;

ALGORITHMS; CAPACITANCE; CODES (SYMBOLS); DATA REDUCTION; INTELLECTUAL PROPERTY; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; SIGNAL RECEIVERS; SYNTACTICS;

SYSTEMS ANALYSIS;

EID: 2342531002     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. V. S. I. Alliance, http://www.vsi.org.
2. ARM. Advanced microcontroller bus architecture specification. http://www.arm.com/.
3. R. A. Bergamaschi and W. R. Lee. Designing systems-on-chip using cores. Proceedings of the 37th Design Automation Conference, June 2000.
4. G. Borriello and R. H. Katz. Synthesis and optimization of interface transducer logic. Proceedings of the International Conference of Computer Aided Design, November 1987.
5. G. Borriello, L. Lavagno, and R. B. Ortnega. Interface synthesis: a vertical slice from digital logic to software components. Proceedings of the International Conference on Computer-Aided Design, November 1998.
6. K. L. Calvert and S. S. Lam. Formal methods for protocol conversion. IEEE Journal on Selected Areas in Communications, January 1990.
7. L. de Alfaro and T. A. Henzinger. Interface automata. Proc. of the Joint 8th ESEC and 9th ACM Symposium on FSE, 2001.
8. V. D'silva, S. Ramesh, and A. Sowmya. Automated interface synthesis. TR-325, School of Computer Science and Engineering, University of New South Wales, 2003.
9. N. Halbwachs. Synchronous Programming of Reactive Systems. Kluwer International Series in Engineering and Computer Science, 1994.
10. IBM. 32-bit processor local bus, architecture specifications. http://www-3.ibm.com/chips/products/coreconnect/, Version 2.9.
11. O. C. P. I. R A. Inc. http://www.ocpip.org.
12. N. A. Lynch and M. Tuttle. Hierarchical correctness proofs for distributed algorithms. 1987.
13. S. Narayan and D. D. Gajski. Interfacing incompatible protocols using interface process generation. Proceedings of the 32nd Design Automation Conference, June 1995.
14. K. Okumura. A formal protocol conversion method. Proceedings of the ACM SIGCOMM, 1986.
15. R. Passerone, L. de Alfaro, T. A. Henzinger, and A. L. Sangiovanni-Vincentelli. Convertibility verification and converter synthesis: Two faces of the same coin. Proceedings of the International Conference on Computer-Aided Design, November 2002.
16. R. Passerone, J. A. Rowson, and A. Sangiovanni-Vincentelli. Automatic synthesis of interfaces between incompatible protocols. Proceedings of the 35th Design Automation Conference, June 1998.
17. A. Rajawat, M. Balakrishnan, and A. Kumar. Interface synthesis: Issues and approaches. Proceedings of the 13th International Conference on VLSI Design, January 2000.
18. D. Shin and D. D. Gajski. Interface synthesis from protocol specification. CECS Technical Report 02-13, April 2002.
19. J. Smith and G. D. Micheli. Automated composition of hardware components. Proceedings of the 35th Design Automation Conference, June 1998.
20. Z. Tao, G. v. Bochmann, and R. Dssouli. A formal method for synthesizing optimized protocol converters and its application to mobile data networks. Mobile Networks and Applications, 1997.