SCOPUS 정보 검색 플랫폼

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 514-517

Analytical model for the impact of multiple input switching noise on timing

(3) Tayade, Rajeshwary a Nassif, Sani b Abraham, Jacob a

a UNIVERSITY OF TEXAS AT AUSTIN (United States)

b IBM AUSTIN RESEARCH LABORATORY (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODELLING; DELAY VARIABILITY; DESIGN AUTOMATION CONFERENCE; GATE DELAYS; MULTIPLE-INPUT SWITCHING; SINGLE INPUT; SOUTH PACIFIC; STATIC TIMING ANALYSIS; STATISTICAL TIMING; TIMING MODELS;

ADMINISTRATIVE DATA PROCESSING; CELLULAR RADIO SYSTEMS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ESTIMATION; INDUSTRIAL ENGINEERING; STATIC ANALYSIS; SWITCHING CIRCUITS; VOLTAGE CONTROL;

TIME MEASUREMENT;

EID: 49549111337 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/ASPDAC.2008.4484005 Document Type: Conference Paper

Times cited : (8)

References (8)

1
- 33748561116
- Gate delay modeling with multiple input switching for static (statistical) timing analysis
- 3-7 Jan
- J. Sridharan, T. Chen, Gate delay modeling with multiple input switching for static (statistical) timing analysis, VLSID, 3-7 Jan. 2006, pp.323-328
- (2006) VLSID , pp. 323-328
- Sridharan, J.¹ Chen, T.²

2
- 49549124652
- Uncertainty modeling of gate delay considering multiple input switching
- 23-26 May
- S. Yanamanamanda, Jun Li, J. Wang, Uncertainty modeling of gate delay considering multiple input switching, ISCAS, 23-26 May 2005, pp.2457-2460 Vol.3
- (2005) ISCAS , vol.3 , pp. 2457-2460
- Yanamanamanda, S.¹ Li, J.² Wang, J.³

3
- 33646939014
- 2
- S. Y. Kumar, Jun Li, C. Talarico, J. Wang, A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching, DATE 2005, pp.770-775 Vol.2
- A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching , vol.DATE 2005 , pp. 770-775
- Kumar, S.Y.¹ Li, J.² Talarico, C.³ Wang, J.⁴

4
- 0029717586
- Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time
- 3-7 June
- V. Chandramouli, K. A. Sakallah, Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time, DAC, 3-7 June 1996, pp.617-622
- (1996) DAC , pp. 617-622
- Chandramouli, V.¹ Sakallah, K.A.²

5
- 0028517487
- Inverter models of CMOS gates for supply current and delay evaluation
- Oct
- A. Nabavi-Lishi, N. C. Rumin, Inverter models of CMOS gates for supply current and delay evaluation, IEEE Tran. on Comp. Aided Design of Integrated Circuits, Vol. 13, No.10, Oct 1994.
- (1994) IEEE Tran. on Comp. Aided Design of Integrated Circuits , vol.13 , Issue.10
- Nabavi-Lishi, A.¹ Rumin, N.C.²

6
- 4444374515
- DAC
- A. Agarwal, F. Dartu, D. Blaauw, Statistical gate delay model considering multiple input switching, DAC 2004, pp.658-663
- (2004) Statistical gate delay model considering multiple input switching , pp. 658-663
- Agarwal, A.¹ Dartu, F.² Blaauw, D.³

7
- 0034848148
- DAC, Jun
- L.C. Chen, S. K. Gupta, M. A. Breuer, A new gate delay model for simultaneous switching and its applications, DAC, Jun 2001, pp.289-294
- (2001) A new gate delay model for simultaneous switching and its applications , pp. 289-294
- Chen, L.C.¹ Gupta, S.K.² Breuer, M.A.³

8
- 29144472732
- PhD Thesis, Carnegie Mellon University, April
- C. Fang, Probabilistic interval-value computation: Representing and reasoning about uncertainity in DSP and VLSI Design, PhD Thesis, Carnegie Mellon University, April 2005
- (2005) Probabilistic interval-value computation: Representing and reasoning about uncertainity in DSP and VLSI Design
- Fang, C.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.