메뉴 건너뛰기




Volumn 23, Issue 4, 2008, Pages 644-651

New model and algorithm for hardware/software partitioning

Author keywords

Algorithm; Complexity; Dynamic programming; Hardware software partitioning

Indexed keywords

ALGORITHM; ALGORITHMIC ASPECTS; CODE FRAGMENTS; COMPLEXITY; COMPUTATIONAL MODELLING; DYNAMIC PROGRAMMING; DYNAMIC PROGRAMMING ALGORITHMS; EXECUTION TIME; HARDWARE AND SOFTWARE COMPONENTS; HARDWARE/SOFTWARE PARTITIONING; HW/SW PARTITIONING; NEW MODEL; OPTIMAL SOLUTIONS; RUNNING TIME; SIMULATION RESULTS; SOURCE DATA;

EID: 49449116015     PISSN: 10009000     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11390-008-9160-9     Document Type: Article
Times cited : (15)

References (20)
  • 3
    • 0026989880 scopus 로고
    • Synthesis and simulation of digital systems containing interacting hardware and software components
    • Los Alamitos, CA, USA, June
    • Gupta R K, Coelho C, De Micheli G. Synthesis and simulation of digital systems containing interacting hardware and software components. In Proc. the 29th ACM/IEEE Design Automation Conference, Los Alamitos, CA, USA, June 1992, pp.225-230.
    • (1992) Proc. the 29th ACM/IEEE Design Automation Conference , pp. 225-230
    • Gupta, R.K.1    Coelho, C.2    De Micheli, G.3
  • 5
    • 0028714173 scopus 로고
    • A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning
    • Paris, France, February
    • Vahid F, Gajski D D, Gong J. A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning. In Proc. IEEE/ACM European Design Automation Conference (EDAC), Paris, France, February 1994, pp.214-219.
    • (1994) Proc. IEEE/ACM European Design Automation Conference (EDAC) , pp. 214-219
    • Vahid, F.1    Gajski, D.D.2    Gong, J.3
  • 8
    • 84893806240 scopus 로고    scopus 로고
    • Hardware software partitioning with integrated hardware design space exploration
    • Paris, France, February
    • Srinivasan V, Radhakrishnan S, Vemuri R. Hardware software partitioning with integrated hardware design space exploration. In Proc. DATE'98, Paris, France, February 1998, pp.28-35.
    • (1998) Proc. DATE'98 , pp. 28-35
    • Srinivasan, V.1    Radhakrishnan, S.2    Vemuri, R.3
  • 10
    • 21844490697 scopus 로고
    • Integer programming for partitioning in software oriented codesign
    • Weinhardt M. Integer programming for partitioning in software oriented codesign. Lecture Notes in Computer Science, 1995, 975: 227-234.
    • (1995) Lecture Notes in Computer Science , vol.975 , pp. 227-234
    • Weinhardt, M.1
  • 12
    • 0035300993 scopus 로고    scopus 로고
    • An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques
    • 2
    • Henkel J, Ernst R. An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques. IEEE Trans. VLSI Sys., 2001, 9(2): 273-289.
    • (2001) IEEE Trans. VLSI Sys. , vol.9 , pp. 273-289
    • Henkel, J.1    Ernst, R.2
  • 13
    • 0030784055 scopus 로고    scopus 로고
    • System level hardware/software partitioning based on simulated annealing and tabu search
    • 1
    • Eles P, Peng Z, Kuchcinski K, Dobolt A. System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation for Embedded Systems, 1997, 2(1): 5-32.
    • (1997) Design Automation for Embedded Systems , vol.2 , pp. 5-32
    • Eles, P.1    Peng, Z.2    Kuchcinski, K.3    Dobolt, A.4
  • 16
    • 32644449247 scopus 로고    scopus 로고
    • Low-complex dynamic programming algorithm for hardware/software partitioning
    • Wu Jigang, Srikanthan T. Low-complex dynamic programming algorithm for hardware/software partitioning. Information Processing Letters, 2006, 98: 41-46.
    • (2006) Information Processing Letters , vol.98 , pp. 41-46
    • Jigang, W.1    Srikanthan, T.2
  • 17
    • 0031097394 scopus 로고    scopus 로고
    • Design of embedded systems: Formal models validation, and synthesis
    • Edwards S A, Lavagno L, Lee E A et al. Design of embedded systems: Formal models validation, and synthesis. In Proc. the IEEE, 1997, 85(3): 366-390.
    • (1997) Proc. the IEEE , vol.85 , Issue.3 , pp. 366-390
    • Edwards, S.A.1    Lavagno, L.2    Lee, E.A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.