ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology

IEEE Microwave and Wireless Components Letters

Volumn 18, Issue 8, 2008, Pages 566-568

  Turner, Steven Eugene ^a,b   Chan, Richard T ^b   Feng, Jeffrey T ^a,b  

^a IEEE

^b BAE SYSTEMS   (United States)

Author keywords

Accumulator; Digital to analog converter (DAC); Direct digital synthesizer (DDS); Emitter coupled logic (ECL); Heterojunction bipolar transistor (HBT); High speed integrated circuits; Indium Phosphide (InP); Read only memory (ROM)

Indexed keywords

BIPOLAR TRANSISTORS; DIGITAL ARITHMETIC; HETEROJUNCTION BIPOLAR TRANSISTORS; TECHNOLOGY; TRANSISTORS;

ACCUMULATOR; B PHASE; CLOCK FREQUENCIES; CLOCK RATES; DIGITAL TO ANALOG CONVERTER (DAC); DIRECT DIGITAL SYNTHESIZER; DIRECT DIGITAL SYNTHESIZER (DDS); EMITTER COUPLED LOGIC (ECL); FREQUENCY CONTROLS; HETEROJUNCTION BIPOLAR TRANSISTOR (HBT); HIGH-SPEED INTEGRATED CIRCUITS; INDIUM PHOSPHIDE (INP); INP DOUBLE HETEROJUNCTION BIPOLAR TRANSISTOR; INP-DHBT; OUTPUT FREQUENCIES; PHASE CONVERTERS; READ-ONLY MEMORY (ROM); SPURIOUS-FREE DYNAMIC RANGE; WORST CASE;

CMOS INTEGRATED CIRCUITS;

EID: 49249106149     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2008.2001025     Document Type: Article

References (9)

1. M. Urteaga, K. Shinohara, R. Pierson, P. Rowell, B. Brar, Z. Griffith, N. Parthasarathy, and M. Rodwell, "InP DHBTIC technology with implanted collector pedestal and electroplated device contacts," in CSIC Dig., Nov. 2006, pp. 187-190.
2. A. Gutierrez-Aitken, J. Matsui, E. Kaneshiro, B. Oyama, D. Sawdai, A. Oki, and D. Streit, "Ultra high speed direct digital synthesizer using InP DHBT technology," in GaAs IC Symp. Tech. Dig., Oct. 2003, pp. 265-268.
3. K. R. Elliott, "Direct digital synthesis for enabling next generation RF systems," in CSIC Dig., Nov. 2005, pp. 125-128.
4. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 296-298, May 2006.
5. S. E. Turner and D. E. Kotecki, "Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2284-2290, Oct. 2006.
6. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, no. 1, pp. 48-57, Mar. 1971.
7. C. G. Eckroot and S. I. Long, "A GaAs 4 bit adder-accumulator circuit for direct digital synthesis," IEEE J. Solid-State Circuits, vol. SSC-23, no. 2, pp. 573-580, Apr. 1988.
8. S. E. Turner, R. B. Elder Jr., D. S. Jansen, and D. E. Kotecki, "4 bit adder-accumulator at 41-GHz clock frequency in InP DHBT technology," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 3, pp. 144-146, Mar. 2005.
9. S. Manandhar, S. E. Turner, and D. E. Kotecki, "36-GHz, 16 × 6 bit ROM in InP DHBT technology suitable for DDS application," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 451-456, Feb. 2007.