Small fan-in floating-gate circuits with application to an improved adder structure

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2007, Pages 314-317

  Alfredsson, Jon ^a   Aunet, Snorre ^b   Oelmann, Bengt ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

^b UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS;

CMOS CIRCUITS; CONVENTIONAL STRUCTURES; DELAY PRODUCTS; GATE CIRCUITS; LOW POWERS; POWER SUPPLIES; PROCESS TECHNOLOGIES; SUBTHRESHOLD REGIONS;

DIGITAL CIRCUITS;

EID: 48349148523     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2007.143     Document Type: Conference Paper

References (12)

1. T. Shibata and T. Ohmni, "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations," IEEE Transactions on Electron Devices 39, 1992.
2. J. Alfredsson, S. Aunet and B. Oelmann, "Basic speed and power properties of digital floating-gate circuits operating in subthreshold," IFIP VLSI-SOC 2005. Proc. of IFIP International Conference on Very Large Scale Integration, Australia, Oct 2005.
3. P. Hasler, T. S. Lande, "Overview of floating-gate devices, circuits and systems," IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, Vol.48, No. 1, January 2001.
4. M. R. Stan, "Low-power CMOS with subvolt supply voltages," IEEE Transactions on VLSI Systems, Vol.9, No.2, April 2001.
5. E. Rodríguez-Villegas, G. Huertas, M. J. Avedillo, J. M. Quintana and A. Rueda, "A Practical Floating-Gate Muller-C Element Using vMOS Thershold Gates," IEEE Transactions on Cirucits and Systems-II: Analog and Digital Signal Processing, Vol. 48, No.1, January 2001.
6. S.Aunet, Y. Berg, T. Ytterdal, Ø. Næss, T. Sæther, "A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits," The 8th IEEE International conference on Electronics, Circuits and Systems, Vol.2, pp. 1035-1038, 2001.
7. K. Rahimi, C. Diorio, C. Hernandez and M.D. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," ISCAS2002, Proc. of the 2002 IEEE International Sympposium on Circuits and Systems, Vol.2, pp. 532-535, May 2002.
8. J. Ramírez-Angulo, A.J. López-Martín, R. González Carvajal and F. Muñoz Chavero, "Very low-voltage analog signal processiing based on quasi-floating gate transistors," IEEE Journal of Solid-State Circuits. Vol. 39, No. 3, pp. 434-442, March 2004.
9. G. Schrom and S. Selberherr, "Ultra-Low-Power CMOS Technologies," Invited paper, Proc. of International Semiconductor Conference. Vol. 1, pp. 237-246, 1996.
10. S. Aunet, "Real-time reconfigurable devices implemented in UV-light programmable floating-gate CMOS," Ph.D. Dissertation 2002:52, Norwegian University of Science and Technology, Trondheim, Norway, 2002.
11. J. M. Rabaey, "Digital Integrated Cirucuits - A design perspective", ISBN 0-13-120764-4, pp. 188-193, Second edition, Prentice Hall, 2003.
12. S. Aunet and V. Beiu, "Ultra Low Power Fault Tolerant Neural Inspired CMOS Logic," ICJNN'05, Proc. of IEEE International Joint Conference on Neural Networks 2005, Vol. 5, pp.2843-2848, August 2005.