A novel motion estimation power reduction technique

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 546-549

  Stewart, Graeme ^a   Renshaw, David ^b   Riley, Martyn ^c  

^a INSTITUTE FOR SYSTEM LEVEL INTEGRATION   (United Kingdom)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

^c 4i2i Communications Ltd   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

MOBILE TELECOMMUNICATION SYSTEMS;

ENCODING PROCESSES; ESTIMATION PROCESSES; H.264 VIDEO ENCODERS; INTRA PREDICTIONS; OTHER ALGORITHMS; POWER REDUCTIONS; REFERENCE DATUMS; SIMPLE ALGORITHMS; SWITCHING ACTIVITIES;

MOTION ESTIMATION;

EID: 48149101265     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380713     Document Type: Conference Paper

References (10)

1. Y.-W. Huang, C.-Y. Chen, C.-H. Tsai, C.-F. Shen, and L.-G. Chen, "Survey on block matching motion estimation algorithms and architectures with new results," The Journal of VLSI Signal Processing, vol. 42, no. 3, pp. 297-320, March 2006. [Online]. Available: http: //dx.doi.org/10.1007/ s11265-006-4190-4
2. V. L. Do and K. Y. Yun, "A low-power vlsi architecture for full-search block-matching motion estimation," Circuits and Systems for Video Technology, IEEE Transactions on, vol. 8, no. 4, pp. 393-398, 1998. [Online]. Available: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=709406
3. W. Li and E. Salari, "Successive elimination algorithm for motion estimation," Image Processing, IEEE Transactions on, vol. 4, no. 1, pp. 105-107, 1995. [Online]. Available: http://ieeexplore.ieee.org/xpls/abs_all. jsp?arnumber=350809
4. M. Jiang, D. Crookes, S. Davidson, and R. Turner, "Low-power systolic array processor architecture for fsbm video motion estimation," Electronics Letters, vol. 42, no. 20, pp. 1146-1147, 2006. [Online]. Available: http: //ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=l 706025
5. Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, "Low-power vlsi design for motion estimation using adaptive pixel truncation," Circuits and Systems for Video Technology, IEEE Transactions on, vol. 10, no. 5, pp. 669-678, 2000. [Online]. Available: http://ieeexplore.ieee.org/xpls/abs_all. jsp?arnumber=856445
6. C.-Y. Chen, S.-Y. Chien, Y.-W. Huang, T.-C. Chen, T.-C. Wang, and L.-G. Chen, "Analysis and architecture design of variable block-size motion estimation for h.264/avc," Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on], vol. 53, no. 3, pp. 578-593, 2006. [Online]. Available: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber= 1610856
7. P. E. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 3, no. 2, pp. 173-187, 1995. [Online]. Available: http: //ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=386219
8. I. E. G. Richardson, H.264 and MPEG-4 Video Compression. Wiley, 2003.
9. 4i2i, "H.264 video encoder ip core," August 2005. [Online]. Available: http://www.4i2i.com/downloads/h264baseencoderipcore.pdf
10. C. H. Hsieh and T. P. Lin, "Vlsi architecture for block-matching motion estimation algorithm," Circuits and Systems for Video Technology, IEEE Transactions on, vol. 2, no. 2, pp. 169-175, 1992. [Online]. Available: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=143416