![]() |
Volumn , Issue , 2007, Pages 294-297
|
Wafer level hermetic packaging of MOEMS devices
a
Miradia
(United States)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ANODIC BONDING;
CHIP-LEVEL;
CMOS-MEMS;
COST MANUFACTURING;
DIE SIZE;
ELECTRONICS MANUFACTURING;
FINE TUNING;
GLASS FRITS;
HERMETIC PACKAGING;
HIGH YIELD;
LOW TEMPERATURES;
MEMS DEVICES;
MEMS PACKAGING;
MICRO MIRROR DEVICES;
MICRO MIRRORS;
MICRO-OPTO-ELECTRO-MECHANICAL SYSTEMS;
MONOLITHICALLY INTEGRATED;
PHYSICAL CONTACTS;
TRANSPARENT SUBSTRATES;
WAFER SIZES;
WAFER-LEVEL HERMETIC PACKAGING;
WAFER-LEVEL PACKAGING;
CHIP SCALE PACKAGES;
CHLORINE COMPOUNDS;
COMPOSITE MICROMECHANICS;
ELECTRONIC EQUIPMENT MANUFACTURE;
GLASS;
GLASS BONDING;
MEMS;
MICROELECTROMECHANICAL DEVICES;
MIRRORS;
MONOLITHIC INTEGRATED CIRCUITS;
NONMETALS;
OPTICAL DESIGN;
SILICON;
SILICON WAFERS;
SUBSTRATES;
TECHNOLOGY;
WAFER BONDING;
ELECTRONICS PACKAGING;
|
EID: 48149086395
PISSN: 10898190
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/IEMT.2007.4417080 Document Type: Conference Paper |
Times cited : (3)
|
References (4)
|