Design and analysis of LDPC decoders for software defined radio

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2007, Pages 210-215

  Seo, Sangwon ^a   Mudge, Trevor ^a   Zhu, Yuming ^b   Chakrabarti, Chaitali ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Arizona State University

Author keywords

LDPC; Min sum iterative decoding; SDR; SIMD; SODA

Indexed keywords

LDPC; MIN-SUM ITERATIVE DECODING; SDR; SIMD; SODA;

CODES (STANDARDS); DATA STORAGE EQUIPMENT; DECODING; ERROR CORRECTION; INFORMATION RETRIEVAL; RADIO; SIGNAL PROCESSING; STANDARDS; TECHNICAL PRESENTATIONS;

ITERATIVE DECODING;

EID: 47949118113     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2007.4387546     Document Type: Conference Paper

References (7)

1. Gallager, "Low-density parity-check codes," IRE Transactions on Information Theory, vol. IT-8, no. 1, pp. 21-28, January 1962.
2. D.J.C.MacKay; R.M.Neal, "Near shannon-limit performance of low-density parity-check codes," Electronics letters, vol. 32, pp. 1645-1646, August 1996.
3. M.M.Mansour; N.R.Shanbhag, "High-throughput ldpc decoders," IEEE Transactions on VLSI Systems, vol. 11, no.6, pp. 976-996, December 2003.
4. Y.Lin et. al., "Soda: A low-power architecture for software radio," Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA), 2006.
5. F.Guilloud; E.Boutillon; J.L.Danger, "λ-min decoding algorithm of regular and irregular ldpc codes," 3rd International Symposium on Turbo Codes & related topics, September 2003.
6. D.E.Hocevar, "A reduced complexity decoder architecture via layered decoding of ldpc codes," IEEE Workshop on Signal Processing Systems, pp. 107-112, 2004.
7. "IEEE Std 802.16e-2005," available at http://standards.ieee. org/getieee802/download/802.16e-2005.pdf, February 2006.