Error-aware design

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 8-15

  Kurdahi, Fadi ^a   Eltawil, Ahmed ^a   Djahromi, Amin K ^a   Makhzan, Mohammad ^a   Cheng, Stanley ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

CASE STUDIES; REDUCING POWERS; SOME APPLICATIONS; SUPPLY VOLTAGES; SYSTEMS ON CHIPS; WIRELESS COMMUNICATIONS;

ARCHITECTURAL DESIGN;

EID: 47749131902     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341443     Document Type: Conference Paper

References (28)

1. M. Satyanarayanan, "Mobile Information Access", IEEE Personal Communications, Vol. 3, No. 1, February 1996
2. K. Lahiri, et. al, "Design of Communication Architectures for High-Performance and Energy-Efficient System-on-Chips", Multiprocessor Systems-on-Chips, Morgan Kaufmann, 2004.
3. F. J. Kurdahi, A. M. Eltawil, Y. Park, R.. Kanj and S. Nassif. "System-Level SRAM Yield Enhancement," ISQED 2006.
4. T. Gupta and A. H. Jayatissa. "Recent advances in nanotechnology: key issues & potential problem areas," In Proc. IEEE Conf. on Nanotechnology, Vol. 2, pp. :469-472 , 2003.
5. Y. Taur and T. H. Ning "Fundamentals of Modern VLSI Devices" Cambridge University Press 1998.
6. th IEEE Int. Conf. on Nonvolatile Memory Technology pp. 120-126, 1996
7. Breuer, M.A. et. al. Defect and error tolerance in the presence of massive numbers of defects; Design & Test of Computers, IEEE Vol. 21, no. 3, 2004 Page(s):216-227
8. Hegde, R. and Shanbhag, N. .A Voltage Overscaled Low-Power Digital Filter IC; IEEE JSSC. February 2004.
9. K. Sarrigeorgidis and J. Rabaey, "Ultra Low Power CORDIC Processor for Wireless Communication Algorithms," J. of VLSI Signal Processing vol. 38, pp. 115-130, 2004
10. D. Marković,et. al., "Methods for True Energy-Performance Optimization," IEEE Journal of solid state circuits , August 2004
11. H. Arakida et. al. "A 160mW, 80nA Standby, MPEG-4 Audiovisual LSI with 16Mb Embedded DRAM and a 5GOPS Adaptive Post Filter, Proc. ISSCC 2003. Paper 2.3.
12. http://www.fujitsu.com/sg/news/pr/fmal_20061215.html
13. http://quid.hpl.hp.com:9081/cacti/
14. V. Gutnik and A. Chandrakasan, "Embedded power supply for low power DSP," IEEE Trans. VLSI Sys.., vol. 5, no. 4, pp. 425-435, 1997.
15. B. H. Calhoun, A. P. Chandrakasan, "Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering" IEEE JSSC Vol. 41, No. 1, Jan. 2006.
16. http://www.itrs.net/Links/2005ITRS/Home2005.htm
17. http://www.eas.asu.edu/~ptm
18. Kang Yi et al, " Design and Analysis of Low Power Image Filters toward Defect-Resilient Embedded Memories for Multimedia SoCs", Proc. ACSAC06
19. http://www.arc.com/subsystems/video/ARC_Video_pb.pdf
20. http://www-03.ibm.com/chips/asics/products/stdcell.html
21. S. Mukhopadhyay, et. a. "Statistical Design and Optimization of SRAM Cell for Yield Enhancement," ICCAD 2004
22. http://www.vcodex.com/h264.html
23. http://www.barco.com/subcontracting/Downloads/IPProducts/ BA112JPEG2000EFactSheet.pdf
24. http://www.analog.com/en/prod/0,,ADV202,00.html
25. JPEG2000 image coding system, ISO/IEC International Standard 15444-1. ITU Recommendation T.800, 2000.
26. Y. Wang, et. al., "Error resilient video coding techniques-real time video communications over unreliable networks," IEEE Signal Process. Mag., vol. 17, no. 4, pp. 61-82, Jul. 2000.
27. M. Horowitz et al, "H.264/AVC Baseline Profile Decoder Complexity Analysis", IEEE Trans. on Circuits and Systems for Video Technology, vol.13, No 7, July 2003
28. A. M. Eltawil et al., "Dual Antenna UMTS Mobile Station Transceiver ASIC for 2 Mbps Data Rate," Proc. ISSCC Feb. 2003.