Voltage balancing control of diode-clamped multilevel converters with passive front-ends

IEEE International Symposium on Industrial Electronics

Volumn , Issue , 2007, Pages 544-549

  Busquets Monge, Sergio ^a   Alepuz, Salvador ^a   Bordonau, Josep ^a   Peracaula, Juan ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CAPACITORS; CLOSED LOOP CONTROL SYSTEMS; DIELECTRIC DEVICES; DIODES; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ELECTRIC INVERTERS; ELECTRONICS INDUSTRY; ENERGY STORAGE; INDUSTRIAL ELECTRONICS; PERTURBATION TECHNIQUES; TECHNICAL PRESENTATIONS;

AC CONVERTER; CLOSED-LOOP CONTROLS; DC-LINK CAPACITORS; DIODE-CLAMPED; INTERNATIONAL SYMPOSIUM; LEVEL CONVERTERS; MODULATION INDEXES; MULTI-LEVEL CONVERTERS; OPERATING CONDITIONS; VOLTAGE BALANCING CONTROL;

MODULATION;

EID: 47049127167     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2007.4374655     Document Type: Conference Paper

References (14)

1. J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: a survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, pp. 724-738, Aug. 2002.
2. L. Demas, T.A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT," in Proc. IEEE Industrial Electron. Soc. Conf., vol. 1, 2002, pp. 828-833.
3. C. Newton and M. Sumner, "Neutral point control for multi-level inverters: theory, design and operational limitations," in Proc. IEEE Industry Applications Soc. Annu. Meeting, 1997, pp. 1336-1343.
4. C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode-clamped five-level inverters," IEE Proc.-Electr. Power Appl., vol. 146, pp. 341-349, May 1999.
5. G. Sinha and T. A. Lipo, "A four-level inverter based drive with a passive front-end," IEEE Trans. Power Electron., vol. 15, pp. 285-294, Mar. 2000.
6. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. European Conference on Power Electronics and Applications, 2001.
7. J. Pou, P. Rodriguez, J. Zaragoza, V. Sala, C. Jaén, and D. Boroyevich, "Enhancement of carrier-based modulation strategies for multilevel converters," in Proc. IEEE Power Electronics Specialists Conf., 2005, pp. 2534-2539.
8. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, pp. 190-196, Feb. 2005.
9. A. Bendre, G. Vekataramanan, D. Rosene, and V. Srinivasan, "Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation," IEEE Trans. Ind. Electron., vol. 53, pp. 718-726, June 2006.
10. J. I. León, L. G. Franquelo, R. C. Portillo, and M. M. Prats, "DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters," in Proc. IEEE Industrial Electron. Soc. Conf., 2005, pp. 1-6.
11. M. Marchesoni, and P. Tenca, "Diode-clamped multilevel converters: a practicable way to balance dc-link voltages," IEEE Trans. Ind. Electron., vol. 49, pp. 752-765, Aug. 2002.
12. Z. Pan, F. Z. Peng, K. A. Cortine, V.R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, pp. 1698-1706, Nov./Dec. 2005.
13. S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristáin, and J. Rocabert, "Closed-loop control design for a three-level three-phase neutral-point-clamped inverter using the optimized nearest-three virtual-space-vector modulation," in Proc. IEEE Power Electronics Specialists Conf., 2006, pp. 1-7.
14. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., vol. 2, pp. 11-15, Mar. 2004.