Control flow emulation on tiled SIMD architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4959 LNCS, Issue , 2008, Pages 100-115

  Lashari, Ghulam ^a   Lhoták, Ondřej ^a   McCool, Michael ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE COHERENCY PROTOCOLS; COMPILER CONSTRUCTION; CONFERENCES (CHEMICAL INDUSTRY); CONTROL FLOWS; EUROPEAN; HEIDELBERG (CO); INTERNATIONAL CONFERENCES; LOCAL MEMORIES; LONG MEMORIES; MEMORY ACCESSES; MEMORY BANDWIDTHS; MEMORY LOCATIONS; MEMORY SYSTEMS; MULTI-PASS; PERFORMANCE RATIO (PR); SIMD ARCHITECTURES; SINGLE INSTRUCTION MULTIPLE DATA (SIMD) PROCESSORS;

ACCESS CONTROL; NETWORK ARCHITECTURE; PROGRAM COMPILERS; SECURITY OF DATA;

CACHE MEMORY;

EID: 47249086944     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78791-4_7     Document Type: Conference Paper

References (19)

1. Owens, J.D., Luebke, D., Govindaraju, N., Harris, M., Lefohn, J.K.A.E., Purcell, T.J.: A survey of general-purpose computation on graphics hardware. In: Eurographics 2005: State of the Art Reports, pp. 21-51 (2005)
2. Das, A., Dally, W.J., Mattson, P.: Compiling for stream processing. In: PACT 2006: Parallel Architectures and Compilation Techniques, pp. 33-42. ACM, New York (2006)
3. McCool, M.D.: Scalable Programming Models for Massively Multi-Core Processors. In: Proc. IEEE (January 2008)
4. Chan, E., Ng, R., Sen, P., Proudfoot, K., Hanrahan, P.: Efficient partitioning of fragment shaders for multipass rendering on programmable graphics hardware. In: HWWS 2002: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, pp. 69-78 (2002)
5. Foley, T., Houston, M., Hanrahan, P.: Efficient partitioning of fragment shaders for multiple-output hardware. In: HWWS 2004: Proceedings of the ACM SIG-GRAPH/EUROGRAPHICS conference on Graphics hardware, pp. 45-53 (2004)
6. Riffel, A., Lefohn, A.E., Vidimce, K., Leone, M., Owens, J.D.: Mio: fast multipass partitioning via priority-based instruction scheduling. In: HWWS 2004: ACM SIG-GRAPH/EUROGRAPHICS conference on Graphics hardware, pp. 35-44 (2004)
7. Heirich, A.: Optimal automatic multi-pass shader partitioning by dynamic programming. In: HWWS 2005: Proceedings of the ACM SIG-GRAPH/EUROGRAPHICS conference on Graphics hardware, pp. 91-98 (2005)
8. Purcell, T.J., Buck, I., Mark, W.R., Hanrahan, P.: Ray tracing on programmable graphics hardware. ACM Transactions on Graphics 21(3), 703-712 (2002)
9. Cooper, D.C.: Böhm and Jacopini's reduction of flow charts. Commun. ACM 10(8), 463 (1967)
10. Harel, D.: On folk theorems. Commun. ACM 23(7), 379-389 (1980)
11. Knuth, D.E.: Structured programming with go to statements. ACM Comput. Surv. 6(4), 261-301 (1974)
12. Kapasi, U.J., Dally, W.J., Rixner, S., Mattson, P.R., Owens, J.D., Khailany, B.: Efficient conditional operations for data-parallel architectures. In: 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 159-170 (2000)
13. Popa, T.S.: Compiling Data Dependent Control Flow on SIMD GPUs. Master's thesis, University of Waterloo (2004)
14. Marlowe, T.J., Ryder, B.G.: Properties of data flow frameworks: a unified model. Acta Inf. 28(2), 121-163 (1990)
15. Garey, M.R., Johnson, D.S.: Computers and Intractability. W. H. Freeman and Company, San Francisco (1979)
16. Sahni, S., Gonzalez, T.: P-complete approximation problems. Journal of the ACM 23(3), 555-565 (1976)
17. McCool, M.D., Qin, Z., Popa, T.S.: Shader Metaprogramming. In: Proc. Graphics Hardware, September 2002, pp. 57-68 (2002)
18. McCool, M.D.: Data-Parallel Programming on the Cell BE and the GPU using the RapidMind Development Platform. In: Proc. GSPx Multicore Applications Conference (October-November 2006)
19. Buck, I.: BrookGPU (2003), http://graphics.stanford.edu/projects/- brookgpu/