Synthesis of reversible sequential elements

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 420-425

  Chuang, Min Lun ^a   Wang, Chun Yao ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; LOGIC CIRCUITS; MECHANIZATION;

DESIGN AUTOMATION CONFERENCE (DAC); IMPLEMENTATION COSTS; NUMBER OF GATES; SEQUENTIAL ELEMENTS; SOUTH PACIFIC; SYNTHESIS (OF CHIRAL IONIC LIQUIDS);

COMPUTER AIDED DESIGN;

EID: 46649094605     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.358022     Document Type: Conference Paper

References (20)

1. C. Bennett, "Logical reversibility of computation," IBM Journal of Research and Development, 17: pp. 525-532, 1973.
2. E. Fredkin and T. Toffoli, "Conservative logic," International Journal of Theoretical Physics, 21:pp. 219-253, 1982.
3. E. Knill, R. Laflamme, and G. J. Milburn, "A scheme for efficient quantum computation with linear optics," Nature, pp. 46-52, 2001.
4. P.Kerntopf, "A new heuristic algorithm for reversible logic synthesis," in Proc. of the IEEE Design Automation Conference, pp. 834-837, 2004.
5. R. Landauer, "Irreversibility and heat generation in the computational process," IBM Journal of Research and Development, 5: pp. 183-191, 1961.
6. R. C. Merkle, "Two types of mechanical reversible logic," Nanotechnology, 4:pp. 114-131, 1993.
7. D. Maslov and G. W. Dueck, "Garbage in reversible design of multiple output functions," in Proc. of 6th International Symposium on Representations and Methodology of Future Computing Technologies, pp. 162-170, 2003.
8. D. M. Miller, "Spectral and two-place decomposition techniques in reversible logic," in Proc. of the IEEE Midwest Symposium on Circuits and Systems, pp. II493-II496, 2002.
9. D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Proc. of the IEEE Design Automation Conference, pp. 318-323, 2003.
10. M. M. Mano, "Computer engineering: hardware design," Prentice-Hall, Englewood Cliffs, NJ, 1988.
11. R. C . Merkle, and K. Drexler, "Helical logic," Nanotechnology, 7: pp.325-339, 1996.
12. M. Nielsen and I. Chuang, "Quantum computation and quantum information," Cambridge University Press, 2000.
13. M. Perkowski, L. Joziwak, A. Mixhchenko, A. Al-rabadi, A. Coppola, A. Buller, X. Song, M. Khan, S. Yanushkevich, V. P. Shmerko, and M. Chrzanowska-Jeske, "A general decomposition for reversible logic," in Proc. of Reed-Muller Workshop, pp. 119-138, 2001.
14. P. Picton, "Multi-valued sequential logic design using Fredkin gates," Multiple-Valued Logic Journal, 1.1:pp. 241-251, 1996.
15. J. E. Rice, "A new look at reversible memory elements", in Proc. of the IEEE International Symposium on Circuits and Systems, 2006
16. G. Schrom, "Ultra-low-power CMOS technology," PhD thesis, Technischen Universitat Wien, June 1998.
17. H. Thapliyal and M. B. Srinivas, "A beginning in the reversible logic synthesis of sequential circuits," in Proc. of Military and Aerospace Programmable Logic Devices International Conference, 2005.
18. T. Toffoli, "Reversible computing," Tech memo MIT/LCS/TM-151, MIT Lab for Comp. Sci, 1980.
19. G. Yang, X. Song, W. N.N. Hung, and M. A. Perkowski, "Fast synthesis of exact minimal reversible circuits using group theory," in Proc. of the IEEE Asia and South Pacific Design Automation Conference, pp. 1002-1005, 2005.
20. V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G I. Bourianoff, "Limits to binary logic switch scaling-a gedanken model," in Proc. of the IEEE, pp. 1934-1939, 2003.