Improving XOR-dominated circuits by exploiting dependencies between operands

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 601-608

  Verma, Ajay K ^a   Lenne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; CARRY LOGIC; CODES (SYMBOLS); COMPLEXATION; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; FREQUENCY MULTIPLYING CIRCUITS; FUZZY LOGIC; INDUSTRIAL ENGINEERING; LOGIC DESIGN; MECHANIZATION; MULTIPLYING CIRCUITS; NETWORKS (CIRCUITS); SHAPE OPTIMIZATION; STANDARDS; STRUCTURAL OPTIMIZATION;

COLUMN COMPRESSORS; COMPUTER ARITHMETICS; DATA PATH DESIGN; DATA-PATHS; DESIGN AUTOMATION (DA); DESIGN AUTOMATION CONFERENCE (DAC); DIGITAL DESIGNS; GENERAL (CO); LOGIC SYNTHESIS; MANUAL TECHNIQUES; MULTIPLE ADDITIONS; OPTIMISATION; PARALLEL MULTIPLIERS; SOUTH PACIFIC; SPEED IMPROVEMENT; STANDARD LOGIC;

LOGIC CIRCUITS;

EID: 46649092954     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.358052     Document Type: Conference Paper

References (19)

1. A. Bernasconi, V. Ciriani, R. Drechsler, and T. Villa. Efficient minimization of fully testable 2-SPP networks. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, Mar. 2006.
2. R. K. Brayton. Factoring logic functions. IBM Journal of Research and Development, 31(2): 187-98, Mar. 1987.
3. R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. L. Sangiovanni Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academie, Boston, Mass., 1984.
4. R. E. Bryant. The complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication. IEEE Transactions on Computers, 40(2):205-13, Feb. 1991.
5. G. De Micheli. Synthesis and Optimization of Digita Circuits. McGraw-Hill, New York, 1994.
6. T. Kim, W. Jao, and S. Tjiang. Circuit optimization using carry-save-adder cells. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-17(10):974-84, Oct. 1998.
7. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 330-35, Research Triangle Park, N.C., Dec. 1997.
8. A. Mishchenko and M. Perkowski. Fast heuristic minimization of exclusive-sums-of-product. In Proceedings of the 5th International Reed-Muller Workshop, Los Angeles, Calif., Aug. 2001.
9. V. G. Oklobdzija, D. Villeger, and S. S. Liu. A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach. IEEE Transactions on Computers, C-45(3):294-306, Mar. 1996.
10. A. R. Omondi. Computer Arithmetic Systems. Prentice Hall, New York, 1994.
11. T. Sasao. An exact minimization of AND-EXOR expressions using BDD's. In Proceedings of IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, 1993.
12. E. Sentovich, K. Singh, L. Lavagno, M. C., R. Murgai, A. Saldanha, S. H., S. P., R. Brayton, and A. Sangiovanni Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, University of California, Berkeley, Calif., 1992.
13. P. Song and G. De Micheli. Circuit and architecture trade-offs for high speed multiplication. IEEE Journal of Solid-State Circuits, 26(9), Sept. 1991.
14. P. F. Stelling, C. U. Martel, V. G. Oklobdzija, and R. Ravi. Optimal circuits for parallel multipliers. IEEE Transactions on Computers, C-47(3):273-85, Mar. 1998.
15. Synopsys. Creating High-Speed Data-Path Components - Application Note, Aug. 2001. Version 2001.08.
16. J. Um and T. Kim. An optimal allocation of carry-save-adders in arithmetic circuits. IEEE Transactions on Computers, C-50(3):215-33, Mar. 2001.
17. A. K. Verma and P. Ienne. Improved use of the carry-save representation for the synthesis of complex arithmetic circuits. In Proceedings of the International Conference on Computer Aided Design, pages 791-98, San Jose, Calif., Nov. 2004.
18. C. S. Wallace. A suggestion for a fast multiplier. IEEE Transactions on Electronic Computers, C-13(2): 14-17, Feb. 1964.
19. C. Yang, M. J. Ciesielski, and V. Singhal. A BDD-based logic optimization system. In Proceedings of the 37th Design Automation Conference, pages 92-97, Los Angeles, Calif., June 2000.