-
5
-
-
62649148197
-
PCA-1: A fully asynchronous self-reconfigurable LSI
-
IEEE Computer Society Press, Mar
-
R. Konishi, H. Ito, H. Nakada, A. Nagoya, K. Oguri, N. Imlig, T. Shiozawa, M. Inamori, and K. Nagami. PCA-1: A fully asynchronous self-reconfigurable LSI. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 54-61. IEEE Computer Society Press, Mar. 2001.
-
(2001)
Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems
, pp. 54-61
-
-
Konishi, R.1
Ito, H.2
Nakada, H.3
Nagoya, A.4
Oguri, K.5
Imlig, N.6
Shiozawa, T.7
Inamori, M.8
Nagami, K.9
-
6
-
-
46449128864
-
-
Graduate Paper. Electrical Engineering Department, Rochester Institute of Technology. May
-
T. Lantz. A QCA implementation of a look-up table for an FPGA. Graduate Paper. Electrical Engineering Department, Rochester Institute of Technology. May 2006.
-
(2006)
A QCA implementation of a look-up table for an FPGA
-
-
Lantz, T.1
-
7
-
-
0037471662
-
Molecular quantum-dot cellular automata
-
C. Lent, B.Isaksen, and M. Lieberman. Molecular quantum-dot cellular automata. J. Am. Chem. Soc, 125(4): 1056-1063, 2003.
-
(2003)
J. Am. Chem. Soc
, vol.125
, Issue.4
, pp. 1056-1063
-
-
Lent, C.1
Isaksen, B.2
Lieberman, M.3
-
12
-
-
33745295468
-
QCA memory with parallel read/serial write: Design and analysis. Circuits, Devices and Systems
-
M. Ottavi, S. Pontarelli. V. Vankamamidi, A. Salsano, and F. Lombardi. QCA memory with parallel read/serial write: design and analysis. Circuits, Devices and Systems, IEE Proceedings, 153(3): 199-206. 2006.
-
(2006)
IEE Proceedings
, vol.153
, Issue.3
, pp. 199-206
-
-
Ottavi, M.1
Pontarelli, S.2
Vankamamidi, V.3
Salsano, A.4
Lombardi, F.5
-
13
-
-
26844550362
-
Design of a QCA memory with parallel read/serial write
-
IEEE Computer Society
-
M. Ottavi, V. Vankamamidi. F. Lombardi, S. Pontarelli, and A. Salsano. Design of a QCA memory with parallel read/serial write. In ISVLSI '05: Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLS1'05), pages 292-294. IEEE Computer Society. 2005.
-
(2005)
ISVLSI '05: Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLS1'05)
, pp. 292-294
-
-
Ottavi, M.1
Vankamamidi, V.2
Lombardi, F.3
Pontarelli, S.4
Salsano, A.5
-
15
-
-
0030104367
-
Programmable active memories: Reconfigurable systems come of age
-
J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable active memories: reconfigurable systems come of age. IEEE Trans. Very Large Scale Integr. Syst., 4(1):56-69. 1996.
-
(1996)
IEEE Trans. Very Large Scale Integr. Syst
, vol.4
, Issue.1
, pp. 56-69
-
-
Vuillemin, J.E.1
Bertin, P.2
Roncin, D.3
Shand, M.4
Touati, H.H.5
Boucard, P.6
-
17
-
-
2342457054
-
QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata
-
K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman. QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. Nanotechnology, IEEE Transactions on, 3(1):26-31, 2004.
-
(2004)
Nanotechnology, IEEE Transactions on
, vol.3
, Issue.1
, pp. 26-31
-
-
Walus, K.1
Dysart, T.J.2
Jullien, G.A.3
Budiman, R.A.4
-
18
-
-
2342665080
-
RAM design using quantum-dot cellular automata
-
K. Walus, A. Vetteth, G. Jullien, and V. Dimitrov. RAM design using quantum-dot cellular automata. In Technical Proceedings of the 2003 Nanotechnology Conference and Trade Show, volume 2, pages 160-163, 2003.
-
(2003)
Technical Proceedings of the 2003 Nanotechnology Conference and Trade Show
, vol.2
, pp. 160-163
-
-
Walus, K.1
Vetteth, A.2
Jullien, G.3
Dimitrov, V.4
-
19
-
-
25144441770
-
-
Prentice Hall PTR Upper Saddle River, NJ, USA
-
W. Wolf. FPGA-Based System Design. Prentice Hall PTR Upper Saddle River, NJ, USA, 2004.
-
(2004)
FPGA-Based System Design
-
-
Wolf, W.1
|