Resource-aware high performance scheduling for embedded MPSoCs with the application of MPEG decoding

Proceedings of the 2007 IEEE International Conference on Multimedia and Expo, ICME 2007

Volumn , Issue , 2007, Pages 715-718

  Malani, Parth ^a   Tan, Ying ^a   Qiu, Qinru ^a  

^a State University of New York   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; MULTIPROCESSING SYSTEMS; SCHEDULING ALGORITHMS; SYSTEM-ON-CHIP;

APPLICATION SPECIFIC; HIGH PERFORMANCE SCHEDULING; MAPPING TECHNIQUES; MULTIPROCESSOR SYSTEM ON CHIPS; RESOURCE AWARE; RESOURCE CONTENTION;

MULTITASKING;

EID: 46449107766     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icme.2007.4284750     Document Type: Conference Paper

References (11)

1. B. Ackland; et.al, "A single Chip, 1.6-Billion, 16-MAC/s Multiprocessor DSP", IEEE J. Solid-State Circuits, March 2000, pp. 412-424.
2. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, B. Verghese, "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing", Proceedings of 27th Annual International Symposium on Computer Architecture, 2000, pp. 282-293.
3. M. Pastmak, P. Poplavko, P.N.H. de With, and D.S. Farin, "Data-flow timing models of dynamic multimedia pplications for multiprocessor systems," Proceedings of 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, July 2004.
4. Y. Cho, G. Lee, S. Yoo, K. Choi, N. Zergainoh. "Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design," Conference and Exhibition on Design, Automation and Test in Europe, 2003.
5. J. M. Paul, A. Bobrek, J. E. Nelson, J. J. Pieper and D. E. Thomas, "Schedulers as Model-Based Design Elements in Programmable Heterogeneous Multiprocessors", Design Automation Conference, 2003.
6. P. Yang, P. Marchal, C. Wong, S. Himpe, F. Catthoor, P. David, J. Vounckx and R. Lauwereins, "Managing dynamic concurrent tasks in embedded real-time multimedia systems", Proceedings of the 15th international symposium on System Synthesis, 2002.
7. G. Varatkar and R. Marculescu, "Communication-aware task scheduling and voltage selection for total systems energy minimization," International Conference on Computer Aided Design, November 2003.
8. http://bmrc.berkeley.edu/frame/research/mpeg/
9. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of ASICs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 8, Issue 6, pp. 661-679, June 1989.
10. Cell Broadband Engine Architecture, www.ibm.com/developerworks/power/ cell, Aug. 2005.
11. Y. Tan, P. Malani, Qinru Qiu and Q. Wu, "Workload Prediction and Dynamic Voltage Scaling for MPEG Decoding, "Proc. of Asia and South Pacific Design Automation Conference, Jan. 2006