On reconfigurable architectures for efficient matrix inversion

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 369-374

  De Matos, Gonçalo M ^a   Neto, Horácio C ^a  

^a INESC ID   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; PRODUCT DEVELOPMENT; STANDARDS;

FIELD PROGRAMMABLE LOGIC (FPL); FLOATING POINT (FP); INTERNATIONAL CONFERENCES; LIMITED DATA; MATRIX INVERSIONS; MEMORY ACCESSES; ON BOARD MEMORY (OBM); RE CONFIGURABLE ARCHITECTURE; RE CONFIGURABLE COMPUTING (RCC); RECONFIGURABLE HARDWARE (RH); RECONFIGURABLE PLAT FORMS; RECONFIGURABLE SYSTEMS; RUNNING IN; SOFTWARE SOLUTIONS;

MATRIX ALGEBRA;

EID: 46249132940     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311239     Document Type: Conference Paper

References (10)

1. P. Salmela, A. Happonen, A. Burian, and J. Takala, "Several approaches to fixed-point implementation of matrix inversion," in ISSCS 2005 - International Symposium on Signals, Circuits and Systems, vol. 2, July 2005, pp. 497-500.
2. F. Edman and V. Owall, "Implementation of a scalable matrix inversion architecture for triangular matrices," in IEEE 2003. International Symposium on Personal, Indoor and Mobile Radio Communication Proceedings, 2003.
3. K. Underwood and K. Hemmert, "Closing the gap: Cpu and fpga trends in sustainable floating-point bias performance," in FCCM 2004. 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2004, pp. 219-228.
4. Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, "64-bit floating-point fpga matrix multiplication," in FPGA"05: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, Feb. 2005, pp. 86-95.
5. L. Zhuo and V. K. Prasanna, "High performance linear algebra operations on reconfigurable systems," in SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing, Nov. 2005.
6. D. Bertsekas and J. Tsitsiklis, Parallel and Distributed Computation: Numerical Methods. Prentice-hall, 1989.
7. G. Matos, "Reconfigurable systems for acceleration of matrix operations (in Portuguese)," Master's thesis, Technical University of Lisbon, Mar. 2006.
8. Alpha-Data, ADM-XRC-II Reconfigurable Computer documentation, 2002, http://www.alpha-data.com/adm-xrcii.html.
9. A. N. S. Institute, IEEE standard for binary floating-point arithmetic. ANSI/IEEE, 1985, technical Report 754-1985.
10. K. Underwood, "FPGAs vs. CPUs: trends in peak floatingpoint performance," in FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, 2004, pp. 171-180.