High-performance and parameterized matrix factorization on FPGAs

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 363-368

  Zhuo, Ling ^a   Prasanna, Viktor K ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL FLUID DYNAMICS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; HIGH PERFORMANCE LIQUID CHROMATOGRAPHY;

ENGINEERING APPLICATIONS; EXPERIMENTAL RESULTS; FIELD PROGRAMMABLE LOGIC (FPL); FLOATING POINT (FP); HARDWARE CONSTRAINTS; HARDWARE RESOURCES; HIGH PERFORMANCE; HIGH-PERFORMANCE DESIGNS; INTERNATIONAL CONFERENCES; L U DECOMPOSITION; MATRIX FACTORIZATIONS; OPTIMAL PERFORMANCES; PARAMETERIZED; XILINX VIRTEX;

APPLICATIONS;

EID: 46249103564     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311238     Document Type: Conference Paper

References (15)

1. W. Chen and P. Kosmas and M. Leeser and C. Rappaport, "An FPGA Implementation of the Two-Dimensional FiniteDifference Time-Domain (FDTD) Algorithm," in Proc. of the FPGA 2004, February 2004.
2. L. Zhuo and V. K. Prasanna, "High Performance Linear Algebra Operations on Reconfigurable Systems," in Proc. of SuperComputing 2005, November 2005.
3. SRC Computers, Inc., "http://www. srccomp.com/."
4. Cray Inc., "http://www.cray.com/."
5. E. Anderson, Z. Bai, C. Bischof, S. Blackford, J. Demmel, J. Dongarra, J. D. Croz, A. Greenbaum, S. Hammarling, A. McKenney, and D. Sorensen, "LAPACK user's guide third edition," August 1999.
6. G. Govindu, S. Choi, and V. K. Prasanna, "Efficient FloatingPoint Based Block LU Decomposition on FPGAs," in Proc. of ERSA 2004, June 2004.
7. V. Daga, G. Govindu, S. Gangadharpalli, V. Sridhar, and V. K. Prasanna, "Efficient Floating-point based Block LU Decomposition on FPGAs," in Proc. of ERSA 2004, June 2004.
8. Xilinx Incorporated, "http://www.xilinx.com."
9. Institute of Electrical and Electronics Engineers, IEEE 754 Standard for Binary Floating-Point Arithmetic. IEEE, 1984.
10. AMD Core Math Library, "http://developer.amd.com/acml.aspx."
11. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms, 2nd ed. The MIT Press, 2001.
12. S. Choi and V. K. Prasanna, "Time and Energy Efficient Matrix Factorization using FPGAs," in Proc. of FPL 2003, September 2003.
13. X. Wang and S. G. Ziavras, "Performance Optimization of an FPGA-Based Configurable Multiprocessor for Matrix Operations," in Proc. of FPT2003, December 2003.
14. Mentor Graphics Corp., "http://www.mentor.com/."
15. G. Govindu, R. Scrofano, and V. K. Prasanna, "A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing," in Proc. of ERSA 2005, June 2005.