메뉴 건너뛰기




Volumn , Issue , 2006, Pages 461-463

Automation in mixed-signal design: Challenges and solutions in the wake of the nano era

Author keywords

Analog; Computer aided design; Integrated circuits; Mixed signal

Indexed keywords

DESIGN;

EID: 46149125307     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320158     Document Type: Conference Paper
Times cited : (7)

References (18)
  • 1
    • 33646940277 scopus 로고    scopus 로고
    • Techniques and Applications of Symbolic Analysis for Analog Integrated Circuits: A Tutorial Overview
    • And Systems, R.A. Rutenbar et al, eds, IEEE, pp
    • G. Gielen, "Techniques and Applications of Symbolic Analysis for Analog Integrated Circuits: A Tutorial Overview", in Computer Aided Design of Analog Integrated Circuits And Systems, R.A. Rutenbar et al., eds., IEEE, pp. 245-261, 2002.
    • (2002) Computer Aided Design of Analog Integrated Circuits , pp. 245-261
    • Gielen, G.1
  • 2
    • 0037515539 scopus 로고    scopus 로고
    • Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits
    • May
    • W. Daems, et al. "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits." IEEE Trans. CAD 22(5), May 2003, pp. 517-534.
    • (2003) IEEE Trans. CAD , vol.22 , Issue.5 , pp. 517-534
    • Daems, W.1
  • 3
    • 33646935443 scopus 로고    scopus 로고
    • CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming
    • T. McConaghy, et al., "CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming", Proc. DATE 2005.
    • Proc. DATE 2005
    • McConaghy, T.1
  • 5
    • 46149099075 scopus 로고    scopus 로고
    • MEDEA+ EDA Roadmap, Version 5, 2005, http://www.medeaplus.org
    • MEDEA+ EDA Roadmap, Version 5, 2005, http://www.medeaplus.org
  • 6
    • 85088339896 scopus 로고    scopus 로고
    • Support Vector Machines for Analog Circuit Performance Representation
    • F. De Bernardinis, et al, "Support Vector Machines for Analog Circuit Performance Representation," Proc. DAC 05
    • Proc. DAC 05
    • De Bernardinis, F.1
  • 7
    • 27944490894 scopus 로고    scopus 로고
    • Deterministic Approaches to Analog Performance Space Exploration
    • D. Mueller, et al. "Deterministic Approaches to Analog Performance Space Exploration", Proc. DAC 2005, pp. 869-874, 2005.
    • (2005) Proc. DAC 2005 , pp. 869-874
    • Mueller, D.1
  • 8
    • 27944484431 scopus 로고    scopus 로고
    • Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-optimal Performance Hypersurfaces
    • T. Eeckelaert, et al. "Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-optimal Performance Hypersurfaces," Proc. DATE, 2005.
    • (2005) Proc. DATE
    • Eeckelaert, T.1
  • 9
    • 33847644784 scopus 로고    scopus 로고
    • Hierarchical Bottom-up Analog Optimization Methodology Validated by a Delta-Sigma A/D Converter Design for the 802.11 a/b/g Standard
    • T. Eeckelaert, et al. "Hierarchical Bottom-up Analog Optimization Methodology Validated by a Delta-Sigma A/D Converter Design for the 802.11 a/b/g Standard," Proc. DAC, pp. 25-30, 2006.
    • (2006) Proc. DAC , pp. 25-30
    • Eeckelaert, T.1
  • 10
    • 0037318922 scopus 로고    scopus 로고
    • WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design
    • Feb
    • B. De Smedt, G. Gielen, "WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design," IEEE TCAD 22(2), Feb. 2003, pp. 213-224.
    • (2003) IEEE TCAD , vol.22 , Issue.2 , pp. 213-224
    • De Smedt, B.1    Gielen, G.2
  • 11
    • 34547327558 scopus 로고    scopus 로고
    • Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration
    • S. Tiwary, P. Tiwary, R. Rutenbar, "Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration," Proc. DAC 2006, pp. 31-56, 2006.
    • (2006) Proc. DAC 2006 , pp. 31-56
    • Tiwary, S.1    Tiwary, P.2    Rutenbar, R.3
  • 12
    • 0037346346 scopus 로고    scopus 로고
    • Understanding MOSFET Mismatch for Analog Design
    • P. Drennan et al. "Understanding MOSFET Mismatch for Analog Design," IEEE JSSC, Vol. 38, pp.450-456, 2003.
    • (2003) IEEE JSSC , vol.38 , pp. 450-456
    • Drennan, P.1
  • 13
    • 0029213547 scopus 로고    scopus 로고
    • W. Kruiskamp, et al., DARWIN: CMOS Opamp Synthesis by means of a Genetic Algorithm, Proc. DAC, 1995.
    • W. Kruiskamp, et al., "DARWIN: CMOS Opamp Synthesis by means of a Genetic Algorithm", Proc. DAC, 1995.
  • 14
    • 34047163574 scopus 로고    scopus 로고
    • Top-Down Heterogenous Synthesis of Analog and Mixed-Signal Systems
    • E. Martens, G. Gielen, "Top-Down Heterogenous Synthesis of Analog and Mixed-Signal Systems," Proc. DATE, 2006.
    • (2006) Proc. DATE
    • Martens, E.1    Gielen, G.2
  • 16
    • 46149106988 scopus 로고    scopus 로고
    • Genetic Programming in Industrial Analog CAD: Applications and Challenges
    • ch. 19, pp
    • T. McConaghy, G. Gielen, "Genetic Programming in Industrial Analog CAD: Applications and Challenges", Genetic Programming Theory and Practice III, ch. 19, pp. 291-306,2005.
    • (2005) Genetic Programming Theory and Practice III , pp. 291-306
    • McConaghy, T.1    Gielen, G.2
  • 18
    • 0002007298 scopus 로고    scopus 로고
    • The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles
    • UK
    • J. Miller, et al., "The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles," in Proc. AISB Symp. on Creative Evolutionary Systems, UK, 1999.
    • (1999) Proc. AISB Symp. on Creative Evolutionary Systems
    • Miller, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.